Sunteți pe pagina 1din 12

MC60-OpenCPU

Reference Design

GSM/GPRS/GNSS Module Series

Rev. A

Date: 2016-07-27

www.quectel.com
GSM/GPRS/GNSS Module Series
MC60-OpenCPU Reference Design

Our aim is to provide customers with timely and comprehensive service. For any
assistance, please contact our company headquarters:

Quectel Wireless Solutions Co., Ltd.


Office 501, Building 13, No.99, Tianzhou Road, Shanghai, China, 200233
Tel: +86 21 5108 6236
Email: info@quectel.com

Or our local office. For more information, please visit:

l
http://www.quectel.com/support/salesupport.aspx

t e
For technical support, or to report documentation errors, please visit:

c l
http://www.quectel.com/support/techsupport.aspx

a
Or email to: Support@quectel.com

GENERAL NOTES

u e n t i
QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION

Q ide
PROVIDED IS BASED UPON CUSTOMERS’ REQUIREMENTS. QUECTEL MAKES EVERY EFFORT
TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT
MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT

f
ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR
RELIANCE UPON THE INFORMATION. THE INFORMATION SUPPLIED HEREIN IS SUBJECT TO

n
CHANGE WITHOUT PRIOR NOTICE.

o
COPYRIGHT

C
THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF
QUECTEL CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS
DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT
PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS
ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL
OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2016. All rights reserved.

MC60-OpenCPU_Reference_Design Confidential / Released 1/4


GSM/GPRS/GNSS Module Series
MC60-OpenCPU Reference Design

About the Document

History

Revision Date

t el Author Description

c l
A 2016-07-27 Tiger CHENG Initial

u e t ia
Q ide n
n f
Co

MC60-OpenCPU_Reference_Design Confidential / Released 2/4


GSM/GPRS/GNSS Module Series
MC60-OpenCPU Reference Design

Contents

About the Document ................................................................................................................................ 2


Contents .................................................................................................................................................... 3

1 Introduction ....................................................................................................................................... 4
1.1. Introduction ............................................................................................................................. 4
1.2. Schematics ............................................................................................................................. 4

t el
e c ia l
u n t
Q ide
n f
Co

MC60-OpenCPU_Reference_Design Confidential / Released 3/4


GSM/GPRS/GNSS Module Series
MC60-OpenCPU Reference Design

1 Introduction

1.1. Introduction

l
This document is a reference design for MC60-OpenCPU module.

1.2. Schematics

c t e l
u e t ia
Q ide n
n f
Co

MC60-OpenCPU_Reference_Design Confidential / Released 4/4


6 5 4 3 2 1

Module Design
Charge golden capacitor or battery when VBAT is applied.
SYSTEM_3.3V
1K
Capacitance of C101 should VBAT
GNSS_VCC

D
R101
D

l
D101
be chosen by debugging to ensure
the max voltage drop during
B101
[1] VRTC
the burst transmission C103 C104 C105 C106 C107 C102

e
does not exceed 400mV.

+
C101
D102 10uF 100nF

470uF 1uF 100nF 33pF 10pF

t
C108 4.7uF

Close to the VBAT pin

l
C109 100nF

A 5.1V/1W zener diode Close to the GNSS_VCC pin.

c
1. VBAT ranges from 3.3V to 4.6V. is recommended here.

1. VRTC is designed to supply power for GNSS part of MC60-OpenCPU when VBAT is powered off. 2. Module drains the maximum current around 1.6A in burst time (577us).

a
2. Recommend to keep SYSTEM_3.3V powered for the longest time in all system power supplies.

e i
3. The width of VBAT trace is recommeded to be more than 2mm.
4. These capacitances are arranged in ascending order, with the smallest one closing

t
to the VBAT pins and all capacitances as close to the VBAT pins as possible. C

u
C

n [1]
[3]
[3]

[6]
Antenna Type Active Antenna Power Supply Circuit

LOUDSPKP
LOUDSPKN

NETLIGHT
VRTC

VBAT

VDD_EXT
Q ide
Active Need
Passive No need For RF layout, please refer to RF Layout Application Note.
J101
RF_ANT
A Pi match circuit is recommended to be added.

54
53
52
51
50
49
48
47
46
45
44
43
U101-A

LOUDSPKP

GND
GND

GND
GND
LOUDSPKN
VRTC
VBAT
VBAT

NETLIGHT
RESERVED

VDD_EXT
1 42
[3] MICP MICP GND R102
2 41
[3] MICN MICN RF_ANT
[3] 3 40 J102
SPKP SPKP GND 0R
J103 [3] 4 39 [5] RF_ANT
SPKN SPKN RTS RTS

f
[5,6] 5 38 [5]
GNSS_ANT PWRKEY PWRKEY CTS CTS C110 C111
6 37 [5]
[1] ADC ADC DTR DTR NM NM
7 36
SD_CMD DCD DCD [5]
8 35
SD_CLK RI RI [5]
9 34 [5]
SD_DATA RXD RXD
Active Antenna Power Supply Circuit [4] SIM2_CLK
[4] SIM2_DATA
10
11
12
SIM2_CLK
SIM2_DATA
TXD
BT_ANT
33
32
31
TXD [5] R103
55
U101-B
68
[4] SIM2_RST SIM2_RST GND 0R RESERVED RESERVED
13 30 [5] 56 67
[4] SIM2_VDD DBG_RXD DBG_RXD RESERVED

n
SIM2_VDD RESERVED
L101 14 29 C112 C113 57 66
R104 R105 GND DBG_TXD DBG_TXD [5] RESERVED RESERVED
[1,2,5] 15 28 58 65
GNSS_VCC GNSS_ANT GNSS_VCC_EN GNSS_VCC_EN [2] NM NM RESERVED RESERVED
B 47nH 10R 0R
59
PCM_CLK RESERVED
64
B
SIM1_DATA

60 63
RESERVED

GNSS_RXD

GNSS_VCC
GNSS_TXD
SIM1_VDD

PCM_OUT RESERVED
SIM1_RST
SIM1_CLK

RXD_AUX
TXD_AUX
SIM_GND

C114 C115 61 62
PCM_SYNC PCM_IN
GND
NM NM MC60

MC60

o
16
17
18
19
20
21
22
23
24
25
26
27

GNSS_VCC

Reference Circuit of ADC


TXD_AUX
SIM1_VDD

[1] GNSS_RXD
RXD_AUX
[1] GNSS_TXD
SIM1_RST
[4] SIM1_DATA
SIM1_CLK

C
SIM_GND

VOLTAGE_INPUT
[4]

[1]
[4]
[4]
[4]

[1]

R106

R107 0R
[1] GNSS_TXD RXD_AUX [1]

ADC [1] R108 0R


[1] GNSS_RXD TXD_AUX [1]

C116
R109
100nF

Quectel Wireless Solutions A


A
DRAWN BY PROJECT TITLE
Tiger CHENG MC60-OpenCPU Reference Design
The voltage range of ADC input channel is from 0 to 2.8V.
SIZE VER
Please select a high-precision divider resistance. CHECKED BY A2 A
Ray XU SHEET 1 OF 7 DATE 2016/7/27

6 5 4 3 2 1
6 5 4 3 2 1

Power Supply

D D

l
NOTE

e
The voltage converter should provide a minimum current of 2.0A.

c t al
LDO Application

e ti
It is used when the DC input voltage is below 7V.
C

u
C U201 MIC29302/SPX29302
VBAT
U202
GNSS_VCC

n
DC input
2 4 1 5
+5V IN OUT VIN VOUT
2
GND
R202
+

R201 4 R203
FB

5
3
C201 C202 3

EN

ADJ
GND

Q ide
EN 75K
124K
470uF 100nF 51K
SGM2019-ADJYN5G/TR C207

+
R204 C205 C206 C208
C203 C204
470R 100uF 100nF
470uF 100nF 4.7uF 100nF
R205
R206
43K
56K R207
47K

[1] GNSS_VCC_EN
[6] POWER_ON/OFF Q201
DTC143ZETL

n f
B B

DC-DC Application

o
1. It can be used when the input voltage is above 7V in vehicle application.

C
2. Use DCDC to convert high input voltage to 5V and LDO will generate 4V/3.3V typical voltage for the module.

eg. DC12V IN DC 5V OUT DC 4V OUT FOR DC 3.3V OUT FOR


DCDC LDO LDO
GSM PART GNSS PART

Quectel Wireless Solutions A


A
DRAWN BY PROJECT TITLE
Tiger CHENG MC60-OpenCPU Reference Design
SIZE VER
CHECKED BY A2 A
Ray XU SHEET 2 OF 7 DATE 2016/7/27

6 5 4 3 2 1
6 5 4 3 2 1

Audio Design
Handsfree Application of AIN/AOUT2
D D

l
[1,3] MICP J301

C301 C302 +

NOTES 10pF 33pF

e
[1,3] MICN MIC

ESD9B5.0ST5G

ESD9B5.0ST5G
t
C303 C306
C304 C305

1.10p & 33p capacitors are used for filtering TDD noise. 33pF

D301

D302
10pF 10pF 33pF

2. These components are used to enhance the ESD protection performance of MIC lines,

l
Note 2

c
and thus it is strongly recommended to reserve them.
Close to MIC.
3. AIN has bias voltage of microphone.

a
4. AOUT1 is capable of driving 32ohm load.

e i

ESD9B5.0ST5G
5. AOUT2 is capable of driving 8ohm load and Earphone. 10pF
33pF

D303
t
C307 C308

6. It is recommended that customer connect AGND and Main GROUND together C

u
R301

C [1,3] LOUDSPKP
FB301

if a single-ended earphone is used. FBMH1608HM601-T


10pF 33pF
0R 1

n
2
C309 C310
FB302 R302 J302
[1] LOUDSPKN
FBMH1608HM601-T 0R

ESD9B5.0ST5G
Q ide
10pF

D304
33pF
C311 C312

Close to Speaker.

Handsets Application of AIN/AOUT1 Earphone Application of AIN/AOUT2

f
[1,3] MICN
Close to Socket.
Note 1

n
Note 2 [1,3] MICP

B C313 B
ESD9B5.0ST5G

ESD9B5.0ST5G

C314 C315 C316 C317 C318 C319 4.7uF

o
D306
D305

10pF 33pF 10pF 33pF 10pF 33pF

J303
J304 C320 AGND
R303
3
[1,3] LOUDSPKP
4
[1,3] MICP 4
0R 22uF
1 C321 C322 2
[1,3] MICN

ESD9B5.0ST5G
1
3
[1]

D307
SPKP
C324

C
10pF 33pF

ESD9B5.0ST5G
2 C323 Earphone

D308
C325 C326 HANDSETCON 10pF 33pF
ESD9B5.0ST5G

ESD9B5.0ST5G

10pF 33pF R304


C327 C328 C329 C330
AGND

Close to Socket.
D309

D310

10pF 10pF 33pF 0R


33pF
[1] SPKN
Close to Socket.

Note 6
Close to handset connector.

Quectel Wireless Solutions A


A
DRAWN BY PROJECT TITLE
Tiger CHENG MC60-OpenCPU Reference Design
SIZE VER
CHECKED BY A2 A
Ray XU SHEET 3 OF 7 DATE 2016/7/27

6 5 4 3 2 1
6 5 4 3 2 1

SIM Card

D D

l
SIM Card Interfaces

t e
SIM1_VDD SIM2_VDD

Note1 Note1
Note3 Note3

c l
C401 C402
100nF NM 100nF
NM
R401 R402

SIM_GND [1,4] SIM_GND [1,4]

a
J401 J402
[1,4] 6 1 6 1
SIM1_VDD VCC GND [1,4] SIM2_VDD VCC GND
R403 22R R404 22R

e
5 2 5 2

i
[1] SIM1_RST RST VPP [1] SIM2_RST RST VPP

[1] 4 3 [1] 4 3
SIM1_CLK CLK I/O SIM2_CLK CLK I/O

R405 22R R406 22R

t
C

u
[1] SIM1_DATA [1] SIM2_DATA

C R407 22R R408 22R

Note2 Note2

n
6

6
5

5
1

4
3

3
C403 C404 C405 C406 C407 C408 C409 C410

33pF 33pF 33pF 33pF 33pF 33pF 33pF 33pF

Q ide
U401 U402
2

2
NUP5150MUTBG NUP5150MUTBG

n f
B NOTES B

1. The value of C401/C402 should be less than 1uF.

o
2. U401/U402 is used for protecting SIM card against ESD, and the junction capacitance should be less than 50pF.
It should be placed nearby SIM card holder.

C
3. For MC60-OpenCPU module, ground of SIM card is recommended to be routed to the Pin 16 ("SIM_GND") of the module separately.

Quectel Wireless Solutions A


A
DRAWN BY PROJECT TITLE
Tiger CHENG MC60-OpenCPU Reference Design
SIZE VER
CHECKED BY A2 A
Ray XU SHEET 4 OF 7 DATE 2016/7/27

6 5 4 3 2 1
6 5 4 3 2 1

Serial Interface

D Electrical characteristics of the module's input and output port:


Connection of Three-line UART Port for 3.3V System D

l
VOHmin=0.85*VDD_EXT MCU MC60
VOLmax=0.15*VDD_EXT R501 1K
VILmax=0.25*VDD_EXT 1

e
TXD RXD [1,5]
R502 1K
2
RXD TXD [1,5]
VIHmin=0.75*VDD_EXT GND
3

t
VIHmax=VDD_EXT+0.2V
R503

VDD_EXT=2.8V (typical value) 5K6

c l
Connection of Full-function UART Port for 3.3V System Please pay attention to the level match of UART in product application.

e i a
MC60
MCU

t
R504 1K
1
TXD RXD [1,5]
2
R505 1K
C

u
RXD TXD [1,5]
R506 1K
C RTS
3

4
R507 1K
RTS [1]

CTS CTS [1]


R508

n
1K
5
GPIO DTR [1]
R509 1K
6 [1]
EINT RI

GPIO
7
R510 1K
DCD [1]
It is recommended to reserve the points for upgrading the firmware.
8
GND

Q ide
MC60
R511 R512 R513
1 TXD [1,5]
5K6 5K6 5K6 T501
1 [1,5]
T502 RXD
1 VBAT
T503
1
T504 GNSS_VCC

NOTES T505
1

1
PWRKEY [1,6]

T506

1. CTS/RTS will be used for HW flow control when mass data has been sent.

f
2. When AT+QSCLK=1 is set on the module, customer's application can
control the module to enter into or exit from the sleep mode through the pin DTR. Please pay attention to the level match of UART in product application.
When DTR is set to high level, and there is no on-air or hardware interrupt,

n
B such as GPIO interrupt or data on serial port, the module will enter into sleep B
mode automatically.

o
3. RI will output an indication signal when activity such as voice call or SMS
is coming.
4. DCD is mainly applied in modem communication (PPP). The active status

C
represents that the communication link has been set up.
5. Please pay attention to the level match of UART in product application.

MC60

A
1
[1] DBG_RXD T507

A [1] DBG_TXD
1
T508 Quectel Wireless Solutions
DRAWN BY PROJECT TITLE
Tiger CHENG MC60-OpenCPU Reference Design

It is recommended to reserve the points for debug port. SIZE VER


CHECKED BY A2 A
Ray XU SHEET 5 OF 7 DATE 2016/7/27

6 5 4 3 2 1
6 5 4 3 2 1

MCU Control and Driver

D D

l
Turn on/off

t e
PWRKEY [1,5]

l
[6] PWRKEY_CONTROL Q601

c
DTC143ZETL

e i a
Recommended circuit for turning on/off the module.

t
C

u
C

Q ide n
LED Indication MCU GPIO
VBAT

D601

f
R601 MCU
1K

n
1
GPIO PWRKEY_CONTROL [6]

B GPIO
2

3
POWER_ON/OFF [2]
B
GPIO
Q602
[1] NETLIGHT
DTC143ZETL

C o
Pin "NETLIGHT" indicates the network status.

DRAWN BY
Tiger CHENG

CHECKED BY
Quectel Wireless Solutions
PROJECT
MC60-OpenCPU
SIZE
A2
TITLE
Reference Design
VER
A
A

Ray XU SHEET 6 OF 7 DATE 2016/7/27

6 5 4 3 2 1
6 5 4 3 2 1

Multiplexed Functions

D D

el
MC60-OpenCPU GPIO Function Configuration Table

t
PIN NO. PIN NAME MODE1 MODE2 MODE3 MODE4 RESET DRIVING (mA)

c l
7 SD_CMD SD_CMD GPIO I/PD 4
8 SD_CLK SD_CLK GPIO I/PD 4

e a
9 SD_DATA SD_DATA GPIO I/PD 4

i
35 RI RI GPIO I2C_SCL I/PD 4

t
36 DCD DCD GPIO I2C_SDA I/PD 4 C

u
C
37 DTR DTR GPIO EINT SIM_PRESENCE I/PD 4

n
38 CTS CTS GPIO EINT I/PU 4
39 RTS RTS GPIO I/PU 4

Q ide
47 NETLIGHT NETLIGHT GPIO PWM_OUT EINT I/PD 4
59 PCM_CLK PCM_CLK GPIO SPI_CS HO/- 4
60 PCM_OUT PCM_OUT GPIO SPI_MOSI I/PD 4
61 PCM_SYNC PCM_SYNC GPIO SPI_MISO I/PD 4

f
62 PCM_IN PCM_IN GPIO SPI_CLK I/PU 4

n
B NOTE B

1. O:output; I:input; PU:pull up; PD:pull down; HO:high output.

o
2. All the pins in the table above belong to the voltage domain of VDD_EXT.
3. Any pin in the table above should be kept floating if it is not used.

C
4. The typical value for PD & PU is 75Kohm.
5. Electrical characteristics of module's input or output port:
VOHmax=VDD_EXT
VOHmin=2.0V
VILmax=0.67V
VIHmin=1.7V
VIHmax=VDD_EXT+0.3V
VDD_EXT=2.8V typical value Quectel Wireless Solutions A
A
DRAWN BY PROJECT TITLE
Tiger CHENG MC60-OpenCPU Reference Design
SIZE VER
CHECKED BY A2 A
Ray XU SHEET 7 OF 7 DATE 2016/7/27

6 5 4 3 2 1

S-ar putea să vă placă și