Sunteți pe pagina 1din 15

® VND810PEP

DOUBLE CHANNEL HIGH SIDE DRIVER


TARGET SPECIFICATION
TYPE RDS(on) IOUT VCC
VND810PEP 160 mΩ (*) 3.5 A (*) 36 V

(*) Per each channel


■ CMOS COMPATIBLE INPUTS
■ OPEN DRAIN STATUS OUTPUTS
■ ON STATE OPEN LOAD DETECTION

■ OFF STATE OPEN LOAD DETECTION


PowerSSO-12
■ SHORTED LOAD PROTECTION

■ UNDERVOLTAGE AND OVERVOLTAGE


SHUTDOWN ORDER CODES
■ PROTECTION AGAINST LOSS OF GROUND PACKAGE TUBE T&R
■ VERY LOW STAND-BY CURRENT PowerSSO-12 VND810PEP VND810PEP13TR
■ REVERSE BATTERY PROTECTION (**)

DESCRIPTION
The VND810PEP is a monolithic device designed combined with thermal shutdown and automatic
in STMicroelectronics VIPower M0-3 Technology, restart protects the device against overload. The
intended for driving any kind of load with one side device detects open load condition both in on and
connected to ground. off state. Output shorted to VCC is detected in the
Active VCC pin voltage clamp protects the device off state. Device automatically turns off in case of
against low energy spikes (see ISO7637 transient ground pin disconnection.
compatibility table). Active current limitation
BLOCK DIAGRAM

Vcc

Vcc OVERVOLTAGE
CLAMP

UNDERVOLTAGE

GND CLAMP 1

OUTPUT1
INPUT1 DRIVER 1

CLAMP 2
STATUS1
CURRENT LIMITER 1 DRIVER 2
LOGIC
OVERTEMP. 1 OUTPUT2
OPENLOAD ON 1
CURRENT LIMITER 2
INPUT2

OPENLOAD OFF 1 OPENLOAD ON 2


STATUS2

OPENLOAD OFF 2
OVERTEMP. 2

(**) See application schematic at page 8

October 2003 - Revision 1.2 (Working document) 1/14


This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice.
VND810PEP

ABSOLUTE MAXIMUM RATING


Symbol Parameter Value Unit
VCC DC Supply Voltage 41 V
- VCC Reverse DC Supply Voltage - 0.3 V
- IGND DC Reverse Ground Pin Current - 200 mA
IOUT DC Output Current Internally Limited A
- IOUT Reverse DC Output Current -6 A
IIN DC Input Current +/- 10 mA
Istat DC Status Current +/- 10 mA
Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)
- INPUT 4000 V
VESD - STATUS 4000 V
- OUTPUT 5000 V
- VCC 5000 V
Ptot Power Dissipation TC=25°C 54 W
Tj Junction Operating Temperature Internally Limited °C
Tc Case Operating Temperature - 40 to 150 °C
Tstg Storage Temperature - 55 to 150 °C

CONNECTION DIAGRAM (TOP VIEW)

GND 1 12 Vcc
NC 2 11 OUTPUT1
INPUT1 3 10 OUTPUT1
STATUS1 4 9 OUTPUT2
STATUS2 5 8 OUTPUT2
INPUT2 6 7 Vcc

TAB = Vcc

CURRENT AND VOLTAGE CONVENTIONS

IS

IIN1 VCC
INPUT 1 VCC
VIN1 ISTAT1
STATUS 1
VSTAT1 IIN2 IOUT1
OUTPUT 1
INPUT 2
VOUT1
VIN2 ISTAT2 IOUT2
STATUS 2 OUTPUT 2
GND
VSTAT2 VOUT2
IGND

2/14
VND810PEP

THERMAL DATA
Symbol Parameter Value Unit
Rthj-case Thermal Resistance Junction-case 2.3 °C/W
Rthj-amb Thermal Resistance Junction-ambient 70 (*) °C/W

(*) When mounted on a standard single-sided FR-4 board with 1 cm2 of Cu (at least 35µm thick) connected to all VCC pins.
ELECTRICAL CHARACTERISTICS (8V<VCC<36V; -40°C< Tj <150°C, unless otherwise specified)
(Per each channel)
POWER OUTPUTS
Symbol Parameter Test Conditions Min Typ Max Unit
VCC Operating Supply Voltage 5.5 13 36 V
VUSD Undervoltage Shut-down 3 4 5.5 V
VOV Overvoltage Shut-down 36 V
IOUT=1A; Tj=25°C 160 mΩ
RON On State Resistance
IOUT=1A; VCC>8V 320 mΩ
Off State; VCC=13V; VIN=VOUT=0V 12 40 µA
Off State; VCC=13V; VIN=VOUT=0V;
IS Supply Current
Tj=25°C 12 25 µA
On State; VCC=13V; VIN=5V; IOUT=0A 5 7 mA
IL(off1) Off State Output Current VIN=VOUT=0V 0 50 µA
IL(off2) Off State Output Current VIN=0V; VOUT=3.5V -75 0 µA
IL(off3) Off State Output Current VIN=VOUT=0V; VCC=13V; Tj =125°C 5 µA
IL(off4) Off State Output Current VIN=VOUT=0V; VCC=13V; Tj =25°C 3 µA

SWITCHING (VCC=13V)
Symbol Parameter Test Conditions Min Typ Max Unit
RL=13Ω from VIN rising edge to
td(on) Turn-on Delay Time 30 µs
VOUT=1.3V
RL=13Ω from VIN falling edge to
td(off) Turn-off Delay Time 30 µs
VOUT=11.7V
dVOUT/ RL=13Ω from VOUT=1.3V to
Turn-on Voltage Slope 0.6 V/µs
dt(on) VOUT=10.4V
dVOUT/ RL=13Ω from VOUT=11.7V to
Turn-off Voltage Slope 0.2 V/µs
dt(off) VOUT=1.3V

LOGIC INPUT
Symbol Parameter Test Conditions Min Typ Max Unit
VIL Input Low Level 1.25 V
IIL Low Level Input Current VIN = 1.25V 1 µA
VIH Input High Level 3.25 V
IIH High Level Input Current VIN = 3.25V 10 µA
VI(hyst) Input Hysteresis Voltage 0.5 V
IIN = 1mA 6 6.8 8 V
VICL Input Clamp Voltage
IIN = -1mA -0.7 V

VCC - OUTPUT DIODE


Symbol Parameter Test Conditions Min Typ Max Unit
VF Forward on Voltage -IOUT=0.5A; Tj=150°C 0.6 V

3/14

1
VND810PEP

ELECTRICAL CHARACTERISTICS (continued)


STATUS PIN
Symbol Parameter Test Conditions Min Typ Max Unit
VSTAT Status Low Output Voltage ISTAT= 1.6 mA 0.5 V
ILSTAT Status Leakage Current Normal Operation; VSTAT= 5V 10 µA
Status Pin Input
CSTAT Normal Operation; VSTAT= 5V 100 pF
Capacitance
ISTAT= 1mA 6 6.8 8 V
VSCL Status Clamp Voltage
ISTAT= - 1mA -0.7 V

PROTECTIONS
Symbol Parameter Test Conditions Min Typ Max Unit
TTSD Shut-down Temperature 150 175 200 °C
TR Reset Temperature 135 °C
Thyst Thermal Hysteresis 7 15 °C
Status Delay in Overload Tj>TTSD
tSDL 20 µs
Conditions
3.5 5 7.5 A
Ilim Current limitation
5.5V<VCC<36V 7.5 A
Turn-off Output Clamp
Vdemag IOUT=1A; L=6mH VCC-41 VCC-48 VCC-55 V
Voltage

OPENLOAD DETECTION
Symbol Parameter Test Conditions Min Typ Max Unit
Openload ON State
IOL VIN=5V 20 40 80 mA
Detection Threshold
Openload ON State
tDOL(on) IOUT=0A 200 µs
Detection Delay
Openload OFF State
VOL Voltage Detection VIN=0V 1.5 2.5 3.5 V
Threshold
Openload Detection Delay
tDOL(off) 1000 µs
at Turn Off

OPEN LOAD STATUS TIMING (with external pull-up) OVERTEMP STATUS TIMING
VOUT> VOL IOUT < IOL
Tj > TTSD
VINn
VINn

VSTAT n
VSTAT n
tSDL tSDL

tDOL(off) tDOL(on)

4/14

2
VND810PEP

Switching time Waveforms

VOUTn

90%
80%

dVOUT/dt(on) dVOUT/dt(off)

10%
t

VINn
td(on) td(off)

TRUTH TABLE
CONDITIONS INPUTn OUTPUTn STATUSn
L L H
Normal Operation
H H H
L L H
Current Limitation H X (Tj < TTSD) H
H X (Tj > TTSD) L
L L H
Overtemperature
H L L
L L X
Undervoltage
H L X
L L H
Overvoltage
H L H
L H L
Output Voltage > VOLn
H H H
L L H
Output Current < I OLn
H H L

5/14
VND810PEP

ELECTRICAL TRANSIENT REQUIREMENTS ON VCC PIN


TEST LEVELS
ISO T/R 7637/1
I II III IV Delays and
Test Pulse
Impedance
1 -25 V -50 V -75 V -100 V 2 ms 10 Ω
2 +25 V +50 V +75 V +100 V 0.2 ms 10 Ω
3a -25 V -50 V -100 V -150 V 0.1 µs 50 Ω
3b +25 V +50 V +75 V +100 V 0.1 µs 50 Ω
4 -4 V -5 V -6 V -7 V 100 ms, 0.01 Ω
5 +26.5 V +46.5 V +66.5 V +86.5 V 400 ms, 2 Ω

ISO T/R 7637/1 TEST LEVELS RESULTS


Test Pulse I II III IV
1 C C C C
2 C C C C
3a C C C C
3b C C C C
4 C C C C
5 C E E E

CLASS CONTENTS
C All functions of the device are performed as designed after exposure to disturbance.
E One or more functions of the device is not performed as designed after exposure and cannot be
returned to proper operation without replacing the device.

6/14
VND810PEP

Figure1: Waveforms

NORMAL OPERATION
INPUTn
OUTPUT VOLTAGEn
STATUSn

UNDERVOLTAGE
VCC VUSDhyst
VUSD
INPUTn
OUTPUT VOLTAGEn
STATUSn undefined

OVERVOLTAGE
VCC<VOV VCC>V OV

VCC
INPUTn
OUTPUT VOLTAGEn
STATUSn

OPEN LOAD with external pull-up

INPUTn
VOUT>VOL
OUTPUT VOLTAGEn
VOL
STATUSn

OPEN LOAD without external pull-up


INPUTn

OUTPUT VOLTAGEn
STATUSn

OVERTEMPERATURE
Tj TTSD
TR

INPUTn
OUTPUT CURRENTn
STATUSn

7/14

1
VND810PEP

APPLICATION SCHEMATIC

+5V +5V

+5V
VCC

Rprot STATUS1

Dld

µC Rprot INPUT1
OUTPUT1

Rprot STATUS2

Rprot
INPUT2

GND OUTPUT2

RGND
VGND DGND

GND PROTECTION NETWORK AGAINST depending on how many devices are ON in the case of
several high side drivers sharing the same RGND.
REVERSE BATTERY
If the calculated power dissipation leads to a large resistor
Solution 1: Resistor in the ground line (RGND only). This or several devices have to share the same resistor then
can be used with any type of load. the ST suggests to utilize Solution 2 (see below).
The following is an indication on how to dimension the
RGND resistor.
Solution 2: A diode (DGND) in the ground line.
1) RGND ≤ 600mV / IS(on)max.
A resistor (RGND=1kΩ) should be inserted in parallel to
2) RGND ≥ (−VCC) / (-IGND) DGND if the device will be driving an inductive load.
where -IGND is the DC reverse ground pin current and can This small signal diode can be safely shared amongst
be found in the absolute maximum rating section of the several different HSD. Also in this case, the presence of
device’s datasheet. the ground network will produce a shift (j600mV) in the
Power Dissipation in RGND (when VCC<0: during reverse input threshold and the status output values if the
battery situations) is: microprocessor ground is not common with the device
PD= (-VCC)2/RGND ground. This shift will not vary if more than one HSD
shares the same diode/resistor network.
This resistor can be shared amongst several different
HSD. Please note that the value of this resistor should be Series resistor in INPUT and STATUS lines are also
calculated with formula (1) where IS(on)max becomes the required to prevent that, during battery voltage transient,
sum of the maximum on-state currents of the different the current exceeds the Absolute Maximum Rating.
devices. Safest configuration for unused INPUT and STATUS pin
Please note that if the microprocessor ground is not is to leave them unconnected.
common with the device ground then the RGND will
produce a shift (IS(on)max * RGND) in the input thresholds
and the status output values. This shift will vary

8/14
VND810PEP

LOAD DUMP PROTECTION OPEN LOAD DETECTION IN OFF STATE


Dld is necessary (Voltage Transient Suppressor) if the Off state open load detection requires an external pull-up
load dump peak voltage exceeds VCC max DC rating. The resistor (RPU) connected between OUTPUT pin and a
same applies if the device will be subject to transients on
positive supply voltage (VPU) like the +5V line used to
the VCC line that are greater than the ones shown in the
ISO T/R 7637/1 table. supply the microprocessor.
The external resistor has to be selected according to the
following requirements:
µC I/Os PROTECTION: 1) no false open load indication when load is connected:
If a ground protection network is used and negative in this case we have to avoid VOUT to be higher than
transient are present on the VCC line, the control pins will VOlmin; this results in the following condition
be pulled negative. ST suggests to insert a resistor (Rprot)
in line to prevent the µC I/Os pins to latch-up. VOUT=(VPU/(RL+RPU))RL<VOlmin.
The value of these resistors is a compromise between 2) no misdetection when load is disconnected: in this
the leakage current of µC and the current required by the case the VOUT has to be higher than VOLmax; this
HSD I/Os (Input levels compatibility) with the latch-up limit results in the following condition RPU<(VPU–VOLmax)/
of µC I/Os. IL(off2).
-VCCpeak/Ilatchup ≤ Rprot ≤ (VOHµC-VIH-VGND) / IIHmax Because Is(OFF) may significantly increase if Vout is pulled
Calculation example: high (up to several mA), the pull-up resistor RPU should
For VCCpeak= - 100V and I latchup ≥ 20mA; VOHµC ≥ 4.5V be connected to a supply that is switched OFF when the
5kΩ ≤ Rprot ≤ 65kΩ. module is in standby.
Recommended Rprot value is 10kΩ. The values of VOLmin, VOLmax and IL(off2) are available in
the Electrical Characteristics section.

Open Load detection in off state

V batt. VPU

VCC

RPU

DRIVER
INPUT + IL(off2)
LOGIC

OUT
+
R
-
STATUS
VOL
RL

GROUND

9/14
VND810PEP

Off State Output Current High Level Input Current

TBD TBD

Input Clamp Voltage Status Leakage Current

TBD TBD

Status Low Output Voltage Status Clamp Voltage

TBD TBD

10/14
VND810PEP

On State Resistance Vs Tcase On State Resistance Vs VCC

TBD TBD

Openload On State Detection Threshold Input High Level

TBD TBD

Input Low Level Input Hysteresis Voltage

TBD TBD

11/14
VND810PEP

Overvoltage Shutdown Openload Off State Voltage Detection Threshold

TBD TBD

Turn-on Voltage Slope Turn-off Voltage Slope

TBD TBD

ILIM Vs Tcase

TBD

12/14
VND810PEP

PSSO-12TM MECHANICAL DATA


mm.
DIM.

RY
MIN. TYP MAX.
A 1.250 1.620
A1 0.000 0.100
A2 1.100 1.650
B 0.230 0.410
C 0.190 0.250

A
D 4.800 5.000
E 3.800 4.000
e 0.800
H 5.800 6.200
h
L
k
X
0.250
0.400

1.900
IN 0.500
1.270

2.500
IM
Y 3.600 4.200
ddd 0.100
EL
PR

13/14
VND810PEP

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics

 2003 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES


Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

14/14
This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

S-ar putea să vă placă și