Ultralow Offset Voltage

Operational Amplifier
OP07
FEATURES PIN CONFIGURATION
Low VOS: 75 μV maximum
VOS TRIM 1 8 VOS TRIM
Low VOS drift: 1.3 μV/°C maximum OP07
Ultrastable vs. time: 1.5 μV per month maximum –IN 2 7 V+

Low noise: 0.6 μV p-p maximum +IN 3 6 OUT

Wide input voltage range: ±14 V typical V– 4 5 NC

00316-001
Wide supply voltage range: 3 V to 18 V
NC = NO CONNECT
125°C temperature-tested dice
Figure 1.

APPLICATIONS
Wireless base station control circuits
Optical network control circuits The wide input voltage range of ±13 V minimum combined
Instrumentation with a high CMRR of 106 dB (OP07E) and high input
Sensors and controls impedance provide high accuracy in the noninverting circuit
Thermocouples configuration. Excellent linearity and gain accuracy can be
Resistor thermal detectors (RTDs) maintained even at high closed-loop gains. Stability of offsets
Strain bridges and gain with time or variations in temperature is excellent. The
Shunt current measurements accuracy and stability of the OP07, even at high gain, combined
Precision filters with the freedom from external nulling have made the OP07 an
industry standard for instrumentation applications.
GENERAL DESCRIPTION
The OP07 is available in two standard performance grades. The
The OP07 has very low input offset voltage (75 μV maximum for OP07E is specified for operation over the 0°C to 70°C range,
OP07E) that is obtained by trimming at the wafer stage. These and the OP07C is specified over the −40°C to +85°C
low offset voltages generally eliminate any need for external temperature range.
nulling. The OP07 also features low input bias current (±4 nA for
the OP07E) and high open-loop gain (200 V/mV for the OP07E). The OP07 is available in epoxy 8-lead PDIP and 8-lead narrow
The low offset and high open-loop gain make the OP07 SOIC packages. For CERDIP and TO-99 packages and standard
particularly useful for high gain instrumentation applications. microcircuit drawing (SMD) versions, see the OP77.

V+
7 R2A1 R2B1
(OPTIONAL C1 R7
NULL)
1 8
R1A R1B
Q19

Q9 Q10
R9
Q7 Q8 Q11 Q12 OUT
6
Q5 Q3 Q6 Q4
R3 Q27 C3 C2 Q17 R10
NONINVERTING Q16
INPUT 3 Q1 R5
Q21 Q23 Q26 Q20
R4 Q22 Q24 Q15
INVERTING Q25
INPUT Q2
2 Q14 Q18

Q13 R6 R8
4
V–
00316-002

1 R2A AND R2B ARE ELECTRONICALLY ADJUSTED ON CHIP AT FACTORY FOR MINIMUM INPUT OFFSET VOLTAGE.

Figure 2. Simplified Schematic

Rev. F
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 www.analog.com
Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 ©2002-2010 Analog Devices, Inc. All rights reserved.
OP07
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Pin Configuration ............................................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
OP07E Electrical Characteristics ............................................... 3
OP07C Electrical Characteristics ............................................... 4
REVISION HISTORY
8/10—Rev. E. to Rev F
Changes to Ordering Guide .......................................................... 14
7/09—Rev. D. to Rev E
Changes to Figure 29 Caption....................................................... 11
Changes to Ordering Guide .......................................................... 14
7/06—Rev. C. to Rev D
Changes to Features.......................................................................... 1
Changes to General Description .................................................... 1
Changes to Specifications Section .................................................. 3
Changes to Table 4 ............................................................................ 6
Changes to Figure 6 and Figure 8 ................................................... 7
Changes to Figure 13 and Figure 14............................................... 8
Changes to Figure 20 ........................................................................ 9
Changes to Figure 21 to Figure 25 ................................................ 10
Changes to Figure 26 and Figure 30............................................. 11
Replaced Figure 28 ......................................................................... 11
Changes to Applications Information Section............................ 12
Updated Outline Dimensions ....................................................... 13
Changes to Ordering Guide .......................................................... 14
Rev. F | Page 2 of 16
Absolute Maximum Ratings ............................................................6
Thermal Resistance .......................................................................6
ESD Caution...................................................................................6
Typical Performance Characteristics ..............................................7
Typical Applications ....................................................................... 11
Applications Information .......................................................... 12
Outline Dimensions ....................................................................... 13
Ordering Guide .......................................................................... 14
8/03—Rev. B to Rev. C
Changes to OP07E Electrical Specifications ..................................2
Changes to OP07C Electrical Specifications .................................3
Edits to Ordering Guide ...................................................................5
Edits to Figure 6 .................................................................................9
Updated Outline Dimensions ....................................................... 11
3/03—Rev. A to Rev. B
Updated Package Titles ...................................................... Universal
Updated Outline Dimensions ....................................................... 11
2/02—Rev. 0 to Rev. A
Edits to Features.................................................................................1
Edits to Ordering Guide ...................................................................1
Edits to Pin Connection Drawings .................................................1
Edits to Absolute Maximum Ratings ..............................................2
Deleted Electrical Characteristics .............................................. 2–3
Deleted OP07D Column from Electrical Characteristics ....... 4–5
Edits to TPCs ................................................................................ 7–9
Edits to High-Speed, Low VOS Composite Amplifier ...................9
 OP07

SPECIFICATIONS
OP07E ELECTRICAL CHARACTERISTICS
VS = ±15 V, unless otherwise noted.
Table 1.
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
TA = 25°C
Input Offset Voltage 1 VOS 30 75 μV
Long-Term VOS Stability2 VOS/Time 0.3 1.5 μV/Month
Input Offset Current IOS 0.5 3.8 nA
Input Bias Current IB ±1.2 ±4.0 nA
Input Noise Voltage en p-p 0.1 Hz to 10 Hz3 0.35 0.6 μV p-p
Input Noise Voltage Density en fO = 10 Hz 10.3 18.0 nV/√Hz
fO = 100 Hz3 10.0 13.0 nV/√Hz
fO = 1 kHz 9.6 11.0 nV/√Hz
Input Noise Current In p-p 14 30 pA p-p
Input Noise Current Density In fO = 10 Hz 0.32 0.80 pA/√Hz
fO = 100 Hz3 0.14 0.23 pA/√Hz
fO = 1 kHz 0.12 0.17 pA/√Hz
Input Resistance, Differential Mode4 RIN 15 50 MΩ
Input Resistance, Common Mode RINCM 160 GΩ
Input Voltage Range IVR ±13 ±14 V
Common-Mode Rejection Ratio CMRR VCM = ±13 V 106 123 dB
Power Supply Rejection Ratio PSRR VS = ±3 V to ±18 V 5 20 μV/V
Large Signal Voltage Gain AVO RL ≥ 2 kΩ, VO = ±10 V 200 500 V/mV
RL ≥ 500 Ω, VO = ±0.5 V, VS = ±3 V4 150 400 V/mV
0°C ≤ TA ≤ 70°C
Input Offset Voltage1 VOS 45 130 μV
Voltage Drift Without External Trim4 TCVOS 0.3 1.3 μV/°C
Voltage Drift with External Trim3 TCVOSN RP = 20 kΩ 0.3 1.3 μV/°C
Input Offset Current IOS 0.9 5.3 nA
Input Offset Current Drift TCIOS 8 35 pA/°C
Input Bias Current IB ±1.5 ±5.5 nA
Input Bias Current Drift TCIB 13 35 pA/°C
Input Voltage Range IVR ±13 ±13.5 V
Common-Mode Rejection Ratio CMRR VCM = ±13 V 103 123 dB
Power Supply Rejection Ratio PSRR VS = ±3 V to ±18 V 7 32 μV/V
Large Signal Voltage Gain AVO RL ≥ 2 kΩ, VO = ±10 V 180 450 V/mV
OUTPUT CHARACTERISTICS
TA = 25°C
Output Voltage Swing VO RL ≥ 10 kΩ ±12.5 ±13.0 V
RL ≥ 2 kΩ ±12.0 ±12.8 V
RL ≥ 1 kΩ ±10.5 ±12.0 V
0°C ≤ TA ≤ 70°C
Output Voltage Swing VO RL ≥ 2 kΩ ±12 ±12.6 V

Rev. F | Page 3 of 16
OP07
Parameter Symbol Conditions Min Typ Max Unit
DYNAMIC PERFORMANCE
TA = 25°C
Slew Rate SR RL ≥ 2 kΩ3 0.1 0.3 V/μs
Closed-Loop Bandwidth BW AVOL = 15 0.4 0.6 MHz
Open-Loop Output Resistance RO VO = 0, IO = 0 60 Ω
Power Consumption Pd VS = ±15 V, No load 75 120 mW
VS = ±3 V, No load 4 6 mW
Offset Adjustment Range RP = 20 kΩ ±4 mV
1
Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2
Long-term input offset voltage stability refers to the averaged trend time of VOS vs. the time over extended periods after the first 30 days of operation. Excluding the
initial hour of operation, changes in VOS during the first 30 operating days are typically 2.5 μV. Refer to the Typical Performance Characteristics section. Parameter is
sample tested.
3
Sample tested.
4
Guaranteed by design.
5
Guaranteed but not tested.

OP07C ELECTRICAL CHARACTERISTICS

VS = ±15 V, unless otherwise noted.
Table 2.
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
TA = 25°C
Input Offset Voltage1 VOS 60 150 μV
Long-Term VOS Stability2 VOS/Time 0.4 2.0 μV/Month
Input Offset Current IOS 0.8 6.0 nA
Input Bias Current IB ±1.8 ±7.0 nA
Input Noise Voltage en p-p 0.1 Hz to 10 Hz3 0.38 0.65 μV p-p
Input Noise Voltage Density en fO = 10 Hz 10.5 20.0 nV/√Hz
fO = 100 Hz3 10.2 13.5 nV/√Hz
fO = 1 kHz 9.8 11.5 nV/√Hz
Input Noise Current In p-p 15 35 pA p-p
Input Noise Current Density In fO = 10 Hz 0.35 0.90 pA/√Hz
fO = 100 Hz3 0.15 0.27 pA/√Hz
fO = 1 kHz 0.13 0.18 pA/√Hz
Input Resistance, Differential Mode4 RIN 8 33 MΩ
Input Resistance, Common Mode RINCM 120 GΩ
Input Voltage Range IVR ±13 ±14 V
Common-Mode Rejection Ratio CMRR VCM = ±13 V 100 120 dB
Power Supply Rejection Ratio PSRR VS = ±3 V to ±18 V 7 32 μV/V
Large Signal Voltage Gain AVO RL ≥ 2 kΩ, VO = ±10 V 120 400 V/mV
RL ≥ 500 Ω, VO = ±0.5 V, VS = ±3 V4 100 400 V/mV
−40°C ≤ TA ≤ +85°C
Input Offset Voltage1 VOS 85 250 μV
Voltage Drift Without External Trim4 TCVOS 0.5 1.8 μV/°C
Voltage Drift with External Trim3 TCVOSN RP = 20 kΩ 0.4 1.6 μV/°C
Input Offset Current IOS 1.6 8.0 nA
Input Offset Current Drift TCIOS 12 50 pA/°C
Input Bias Current IB ±2.2 ±9.0 nA
Input Bias Current Drift TCIB 18 50 pA/°C
Input Voltage Range IVR ±13 ±13.5 V
Common-Mode Rejection Ratio CMRR VCM = ±13 V 97 120 dB
Power Supply Rejection Ratio PSRR VS = ±3 V to ±18 V 10 51 μV/V
Large Signal Voltage Gain AVO RL ≥ 2 kΩ, VO = ±10 V 100 400 V/mV

Rev. F | Page 4 of 16
 OP07
Parameter Symbol Conditions Min Typ Max Unit
OUTPUT CHARACTERISTICS
TA = 25°C
Output Voltage Swing VO RL ≥ 10 kΩ ±12.0 ±13.0 V
RL ≥ 2 kΩ ±11.5 ±12.8 V
RL ≥ 1 kΩ ±12.0 V
−40°C ≤ TA ≤ +85°C
Output Voltage Swing VO RL ≥ 2 kΩ ±12 ±12.6 V
DYNAMIC PERFORMANCE
TA = 25°C
Slew Rate SR RL ≥ 2 kΩ3 0.1 0.3 V/μs
Closed-Loop Bandwidth BW AVOL = 15 0.4 0.6 MHz
Open-Loop Output Resistance RO VO = 0, IO = 0 60 Ω
Power Consumption Pd VS = ±15 V, No load 80 150 mW
VS = ±3 V, No load 4 8 mW
Offset Adjustment Range RP = 20 kΩ ±4 mV
1
Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2
Long-term input offset voltage stability refers to the averaged trend time of VOS vs. the time over extended periods after the first 30 days of operation. Excluding the
initial hour of operation, changes in VOS during the first 30 operating days are typically 2.5 μV. Refer to the Typical Performance Characteristics section. Parameter is
sample tested.
3
Sample tested.
4
Guaranteed by design.
5
Guaranteed but not tested.

Rev. F | Page 5 of 16
OP07

ABSOLUTE MAXIMUM RATINGS

Table 3. Stresses above those listed under Absolute Maximum Ratings
Parameter Ratings may cause permanent damage to the device. This is a stress
Supply Voltage (VS) ±22 V rating only; functional operation of the device at these or any
Input Voltage1 ±22 V other conditions above those indicated in the operational
Differential Input Voltage ±30 V section of this specification is not implied. Exposure to absolute
Output Short-Circuit Duration Indefinite maximum rating conditions for extended periods may affect
Storage Temperature Range device reliability.
S and P Packages −65°C to +125°C
Operating Temperature Range THERMAL RESISTANCE
OP07E 0°C to 70°C θJA is specified for the worst-case conditions, that is, a device
OP07C −40°C to +85°C soldered in a circuit board for surface-mount packages.
Junction Temperature 150°C Table 4. Thermal Resistance
Lead Temperature, Soldering (60 sec) 300°C Package Type θJA θJC Unit
1
For supply voltages less than ±22 V, the absolute maximum input voltage is
8-Lead PDIP (P-Suffix) 103 43 °C/W
equal to the supply voltage. 8-Lead SOIC_N (S-Suffix) 158 43 °C/W

ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.

Rev. F | Page 6 of 16
 OP07

TYPICAL PERFORMANCE CHARACTERISTICS

1000 1.0
VS = ±15V VS = ±15V

MAXIMUM ERROR REFERRED TO INPUT (mV)

900 TA = 25°C

800 0.8
OPEN-LOOP GAIN (V/mV)

700

600 0.6

500

400 0.4

300
OP07C
200 0.2

100
OP07E
0 0

00316-003

00316-006
–75 –50 –25 0 25 50 75 100 125 100 1k 10k 100k
TEMPERATURE (°C) MATCHED OR UNMATCHED SOURCE RESISTANCE (Ω)

Figure 3. Open-Loop Gain vs. Temperature Figure 6. Maximum Error vs. Source Resistance
30 1.2
VS = ±15V VS = ±15V

MAXIMUM ERROR REFERRED TO INPUT (mV)

TA = 25°C, TA = 70°C 0°C ≤ TA ≤ 70°C
25 1.0
ABSOLUTE CHANGE IN INPUT
OFFSET VOLTAGE (µV)

20 0.8

15 0.6
THERMAL
SHOCK
RESPONSE
BAND
10 0.4
DEVICE IMMERSED OP07C
IN 70°C OIL BATH
5 0.2

OP07E
0 0
00316-004

00316-007
–20 0 20 40 60 80 100 100 1k 10k 100k
TIME (Seconds) MATCHED OR UNMATCHED SOURCE RESISTANCE (Ω)

Figure 4. Offset Voltage Change due to Thermal Shock Figure 7. Maximum Error vs. Source Resistance
25 30
VS = ±15V AT |VDIFF| ≤ 1.0V, | IB | ≤ 7nA (OP07C)
NONINVERTING INPUT BIAS CURRENT (nA)

TA = 25°C VS = ±15V
TA = 25°C
20
20
ABSOLUTE CHANGE IN INPUT
OFFSET VOLTAGE (µV)

10
15

10
OP07C
–10
OP07E
5
–20

0 –30
00316-005

00316-008

0 1 2 3 4 5 –30 –20 –10 0 10 20 30

TIME AFTER SUPPLY TURN-ON (Minutes) DIFFERENTIAL INPUT VALUE (V)

Figure 5. Warm-Up Drift Figure 8. Input Bias Current vs. Differential Input Voltage

Rev. F | Page 7 of 16
OP07
4 1000
VS = ±15V
RS1 = RS2 = 200kΩ
THERMAL NOISE SOURCE

INPUT NOISE VOLTAGE (nV/ Hz)

RESISTORS INCLUDED
INPUT BIAS CURRENT (nA)

3 EXCLUDED

100

OP07C
2

RS = 0
10
OP07E
1

VS = ±15V
TA = 25°C
0 1

00316-009

00316-012
–75 –50 –25 0 25 50 75 100 125 1 10 100 1000
TEMPERATURE (°C) FREQUENCY (Hz)

Figure 9. Input Bias Current vs. Temperature Figure 12. Total Input Noise Voltage vs. Frequency
2.5 10
VS = ±15V VS = ±15V
TA = 25°C

2.0
INPUT OFFSET CURRENT (nA)

1.5 RMS NOISE (µV)

1.0
OP07C

0.5
OP07E

0 0.1
00316-010

00316-013
–100 –75 –50 –25 0 25 50 75 100 100 1k 10k 100k
TEMPERATURE (°C) BANDWIDTH (Hz)

Figure 10. Input Offset Current vs. Temperature Figure 13. Input Wideband Noise vs. Bandwidth,
0.1 Hz to Frequency Indicated
130

REFERRED TO INPUT
5mV/CM AT OUTPUT 120

110
OP07C
VOLTAGE (200nV/DIV)

CMRR (dB)

100

90

80

70

60
00316-014
00316-011

1 10 100 1k 10k 100k

TIME (1s/DIV) FREQUENCY (Hz)

Figure 11. Low Frequency Noise Figure 14. CMRR vs. Frequency

Rev. F | Page 8 of 16
 OP07
120 100
TA = 25°C VS = ±15V
TA = 25°C
110
80
OP07C

CLOSED-LOOP GAIN (dB)

100
60
PSRR (dB)

90
40
80

20
70

0
60

50 –20

00316-015

00316-018
0.1 1 10 100 1k 10k 10 100 1k 10k 100k 1M 10M
FREQUENCY (Hz) FREQUENCY (Hz)

Figure 15. PSRR vs. Frequency Figure 18. Closed-Loop Frequency Response for Various Gain Configurations
1000 28
VS = ±15V
TA = 25°C TA = 25°C
24

PEAK-TO-PEAK AMPLITUDE (V)

800
OPEN-LOOP GAIN (V/mV)

20

600
16

12
400

200
4

0 0
00316-016

00316-019
0 ±5 ±10 ±15 ±20 1k 10k 100k 1M
POWER SUPPLY VOLTAGE (V) FREQUENCY (Hz)

Figure 16. Open-Loop Gain vs. Power Supply Voltage Figure 19. Maximum Output Swing vs. Frequency
120 20
VS = ±15V VS = ±15V
TA = 25°C VIN = ±10mV
100
TA = 25°C

80 15
POSITIVE SWING
OPEN-LOOP GAIN (dB)

MAXIMUM OUTPUT (V)

60
NEGATIVE SWING

40 10

20

0 5

–20

–40 0
00316-017

00316-020

0.1 1 10 100 1k 10k 100k 1M 10M 100 1k 10k

FREQUENCY (Hz) LOAD RESISTANCE TO GROUND (Ω)

Figure 17. Open-Loop Frequency Response Figure 20. Maximum Output Voltage vs. Load Resistance

Rev. F | Page 9 of 16
OP07
1000 30.0

ABSOLUTE VALUE OF OFFSET VOLTAGE (µV)

TA = 25°C VOS TRIMMED TO < 5µV AT 25°C
NULLING POT = 20kΩ
POWER CONSUMPTION (mW)

22.5
100
OP07C

15.0

OP07C
10
OP07E
7.5
OP07E

1 0

00316-021

00316-024
0 10 20 30 40 50 60 –100 –75 –50 –25 0 25 50 75 100
TOTAL SUPPLY VOLTAGE, V+ TO V– (V) TEMPERATURE (°C)

Figure 21. Power Consumption vs. Power Supply Figure 24. Trimmed Offset Voltage vs. Temperature
35 16
VS = ±15V
TA = 25°C
OUTPUT SHORT-CIRCUIT CURRENT (mA)

12

TOTAL DRIFT WITH TIME (µV)

0.3µV/MONTH
30 8 TREND LINE

0.2µV/MONTH 0.2µV/MONTH
4 0.3µV/MONTH TREND LINE
TREND LINE TREND LINE

25 0 0.3µV/MONTH
TREND LINE 0.2µV/MONTH
VIN (PIN 3) = +10mV, VO = –15V TREND LINE
–4

20 VIN (PIN 3) = –10mV, VO = +15V –8

–12

15 –16
00316-022

00316-025
0 1 2 3 4 0 1 2 3 4 5 6 7 8 9 10 11 12
TIME FROM OUTPUT BEING SHORTED (Minutes) TIME (Months)

Figure 22. Output Short-Circuit Current vs. Time Figure 25. Offset Voltage Drift vs. Time
85.00
ABSOLUTE VALUE OF OFFSET VOLTAGE (µV)

VS = ±15V
RS = 100Ω
OP07C

63.75

42.50
OP07E

21.25

0
00316-023

–75 –50 –25 0 25 50 75 100 125

TEMPERATURE (°C)

Figure 23. Untrimmed Offset Voltage vs. Temperature

Rev. F | Page 10 of 16
 OP07

TYPICAL APPLICATIONS
RF
R1 R3 R4 R5
EIN SUM MODE 10kΩ 10kΩ 10kΩ
BIAS
V+
R3 V+
V+ 3kΩ 7 V+
2
– 7
R1 FD333 2
7 7 D1
2 AD7115 OR 6 EIN 10kΩ –
– EO 2
R5 AD8510 ±10V
– 6
OP07C 6 10kΩ 3 6 OP07 EO
+ OP07 0V TO +10V
A1 3
3 4 +
R2 3
+ 100kΩ + FD333 4
4 V– 4 D2
V–
R2

00316-026

00316-029
V– V–
EO = –EIN RF –IB RF 10kΩ
R1 R2
R1 =
R3 R4

Figure 26. Typical Offset Voltage Test Circuit Figure 29. Absolute Value Circuit

RF
R1
EIN SUM MODE
BIAS
V+

R4 R3
V+ 3kΩ 7
10kΩ 2
–
R1 7
10kΩ 2 OP07C 6
+15V – EO
E1 R1 A2
R2
7 OP07C 6 10kΩ 3
10kΩ 2 +
E2 – A1
3 4
R3 R2
10kΩ 6 + 100kΩ
E3 OP07C EO 4 V–
3
+ V– EO = –EIN RF + IB RF
R5 4 R1

00316-030
00316-027

2.5kΩ
NOTES
–15V 1. PINOUT SHOWN FOR P PACKAGE

Figure 27. Typical Low Frequency Noise Circuit Figure 30. High Speed, Low VOS Composite Amplifier

R4
10kΩ
R1
10kΩ +15V
E1
20kΩ R2
10kΩ 7
V+ 2
1 E2 –
– 2 8 R3
– 10kΩ 6
7 E3 OP07 EO
6
INPUT OP07 OUT 3
+
+ 3 R5 4
+ 4 2.5kΩ
–15V
00316-028

00316-031

NOTES
V– 1. PINOUT SHOWN FOR P PACKAGE

Figure 28. Optional Offset Nulling Circuit Figure 31. Adjustment-Free Precision Summing Amplifier

Rev. F | Page 11 of 16
OP07
R1 R3
APPLICATIONS INFORMATION
SENDING
V+ The OP07 provides stable operation with load capacitance of up
JUNCTION
7 to 500 pF and ±10 V swings; larger capacitances should be
2
– decoupled with a 50 Ω decoupling resistor.
6
OP07 EO
REFERENCE
JUNCTION
Stray thermoelectric voltages generated by dissimilar metals at
3
R2 +
R1 R2
the contacts to the input terminals can degrade drift
=
4 R3 R4 performance. Therefore, best operation is obtained when both
R4
V– input contacts are maintained at the same temperature,

00316-032
NOTES preferably close to the package temperature.
1. PINOUT SHOWN FOR P PACKAGE

Figure 32. High Stability Thermocouple Amplifier

R3 R4 R5
10kΩ 10kΩ 10kΩ

V+
V+
FD333 7
R1 2
10kΩ 7 D1 –
EIN 2
±10V
– 6
OP07 EO
OP07 6 A2
A1 3 0V TO +10V
3
+
+ FD333 4
4 D2
V–
R2
V– 10kΩ VA
00316-033

NOTES
1. PINOUT SHOWN FOR P PACKAGE

Figure 33. Precision Absolute-Value Circuit

Rev. F | Page 12 of 16
 OP07

OUTLINE DIMENSIONS
5.00 (0.1968)
4.80 (0.1890)

8 5
4.00 (0.1574) 6.20 (0.2441)
3.80 (0.1497) 1 5.80 (0.2284)
4

1.27 (0.0500) 0.50 (0.0196)

BSC 45°
1.75 (0.0688) 0.25 (0.0099)
0.25 (0.0098) 1.35 (0.0532)
8°
0.10 (0.0040) 0°
COPLANARITY 0.51 (0.0201)
0.10 1.27 (0.0500)
0.31 (0.0122) 0.25 (0.0098)
SEATING 0.40 (0.0157)
PLANE 0.17 (0.0067)

COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS

012407-A
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 34. 8-Lead Standard Small Outline Package [SOIC_N]

Narrow Body S-Suffix
(R-8)
Dimensions shown in millimeters and (inches)

0.400 (10.16)
0.365 (9.27)
0.355 (9.02)

8 5 0.280 (7.11)
0.250 (6.35)
1 0.240 (6.10)
4
0.325 (8.26)
0.310 (7.87)
0.100 (2.54) 0.300 (7.62)
BSC 0.060 (1.52) 0.195 (4.95)
0.210 (5.33) MAX 0.130 (3.30)
MAX 0.115 (2.92)
0.015
0.150 (3.81) (0.38) 0.015 (0.38)
0.130 (3.30) MIN GAUGE
0.115 (2.92) PLANE 0.014 (0.36)
SEATING
PLANE 0.010 (0.25)
0.022 (0.56) 0.008 (0.20)
0.005 (0.13) 0.430 (10.92)
0.018 (0.46) MIN MAX
0.014 (0.36)

0.070 (1.78)
0.060 (1.52)
0.045 (1.14)

COMPLIANT TO JEDEC STANDARDS MS-001

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
070606-A

(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR

REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 35. 8-Lead Plastic Dual-in-Line Package [PDIP]

P-Suffix
(N-8)
Dimensions shown in inches and (millimeters)

Rev. F | Page 13 of 16
OP07
ORDERING GUIDE
Model 1 Temperature Range Package Description Package Option
OP07EPZ 0°C to 70°C 8-Lead PDIP N-8 (P-Suffix)
OP07CPZ −40°C to +85°C 8-Lead PDIP N-8 (P-Suffix)
OP07CSZ −40°C to +85°C 8-Lead SOIC_N R-8 (S-Suffix)
OP07CSZ-REEL −40°C to +85°C 8-Lead SOIC_N R-8 (S-Suffix)
OP07CSZ-REEL7 −40°C to +85°C 8-Lead SOIC_N R-8 (S-Suffix)
1
Z = RoHS Compliant Part.

Rev. F | Page 14 of 16
 OP07

NOTES

Rev. F | Page 15 of 16
OP07

NOTES

©2002-2010 Analog Devices, Inc. All rights reserved. Trademarks and

registered trademarks are the property of their respective owners.
D00316-0-8/10(F)

Rev. F | Page 16 of 16