Documente Academic
Documente Profesional
Documente Cultură
I. INTRODUCTION
Authorized licensed use limited to: Institute of Space Technology. Downloaded on September 16,2020 at 10:33:46 UTC from IEEE Xplore. Restrictions apply.
1472 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 47, NO. 8, AUGUST 1999
Authorized licensed use limited to: Institute of Space Technology. Downloaded on September 16,2020 at 10:33:46 UTC from IEEE Xplore. Restrictions apply.
HANINGTON et al.: POWER AMPLIFIER USING POWER-SUPPLY VOLTAGE FOR CDMA APPLICATIONS 1473
Authorized licensed use limited to: Institute of Space Technology. Downloaded on September 16,2020 at 10:33:46 UTC from IEEE Xplore. Restrictions apply.
1474 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 47, NO. 8, AUGUST 1999
Values of of 0.28 W were observed for 1-W output RF amplifier. The correspondence between dc–dc converter
power. DC losses due to the inductor and conductor resistance output ( supply) and RF power out is shown in Fig. 6.
were not considered in the analysis due to the relatively large Also included is the peak swing of the drain voltage of the
conductors used. There are two main contributors to the ac RF device. The amplifier was tuned so that 1-W CW output
switching loss. First, the ac switching loss in the transistor was obtained with an input voltage of . The slope of
is the result of current still flowing through the collector as the versus curve was set so that the ACPR level
the transistor is turning off and is rising above . was satisfied across the range of operation. The minimum
Defining as the ring-up collector voltage peak, the output voltage from the converter was 3.0 V (battery voltage
transistor ac loss may be computed approximately by
minus the Schottky diode drop), which was produced when
[8]
the pulsewidth was reduced to zero.
(8) The drive circuitry, shown in Fig. 5, is a complete
pulsewidth-modulated converter. A clock operating at 10 MHz
In many conventional lower frequency power-supply designs, and 50/50 duty cycle generates the frequency reference pulses
the ac transistor loss is comparable to the dc loss. With HBT by which the boost regulator is synchronized. To obtain the
power transistors, the ac loss is very small due to the fast required base drive pulse, a high-speed CMOS digital inverter
rise and fall time. The maximum turn-off time associated with IC (MC74AC04N) was used. One inverter is used as a voltage
the AlGaAs HBT was estimated by oscilloscope comparator, while three others form the base drive to the main
measurements to be less than 3 ns, at a current peak of switching transistor. One feature of this circuit is that as the
A. There is additional ac loss due to the charging
control voltage is raised, the time to achieve activation of
and discharging of the Schottky rectifier capacitance and
the inverter is shortened, thereby increasing the ON time of
other stray capacitances located on the printed circuit board.
the power switch. The clock output “low” truncates the drive
Assuming that this total electrostatic energy is wasted every
pulse.
cycle, we find a loss of
The base is driven through a 50- limiting resistor with
(9) a diode shunt across to provide charge removal during the
falling edge of the drive pulse. To improve speed and raise
Other sources of inefficiency stem from power consumed in system efficiency, the inverter was run from a 4-V source.
the driver circuitry. The power HBT driver stage was required This can be derived as a bootstrapped supply via a tap off
to provide over 35-mA input current to the drive switch due the boost inductor. The entire apparatus was constructed on
to its rather low current gain . With a driver voltage
a simple G-10 backside-grounded printed circuit board. Not
supply of 4 V, the power consumed is
included in the block diagram of Fig. 4 is the operational
(10) amplifier circuitry used to provide the varying . A simple
summing amplifier was used, which converted the positive-
or approximately 60 mW at full duty cycle. going envelope detector waveforms to a negative voltage,
The measured efficiency of the dc–dc converter was found which varied from 2.1 to 2.4 V as the voltage varied
to be in the range of 65%–74% for output powers in the range from 3 to 10 V. This reduction of gain as a function of
of 0.2–1 W. voltage improved system linearity and limited distortion over
the full range of the amplifier [9], [10]. The measured RF
IV. TOTAL SYSTEM AND FEEDBACK LOOP gain is shown in Fig. 7.
A one-pole filter with characteristic frequency of 1 MHz was Efficiency tests were made on the complete RF system.
used to provide a reference signal into an operational amplifier Fig. 8 compares the dc power efficiency between an amplifier
(LM301) that regulated the boost converter. By adjusting the with constant supply voltage (10 V) and one with
feedback, the regulator provided the optimum voltage to the dynamic and voltages. From (3), the long-term
Authorized licensed use limited to: Institute of Space Technology. Downloaded on September 16,2020 at 10:33:46 UTC from IEEE Xplore. Restrictions apply.
HANINGTON et al.: POWER AMPLIFIER USING POWER-SUPPLY VOLTAGE FOR CDMA APPLICATIONS 1475
Fig. 7. Measured RF gain of the system versus Pout for sinusoidal signals.
Fig. 8. Measured efficiency versus output power for dynamic supply ampli-
fier and for a comparable amplifier with fixed VDD .
power usage efficiency is calculated to be Fig. 10. Measured output spectrum with CDMA input signal at maximum
power.
V
Authorized licensed use limited to: Institute of Space Technology. Downloaded on September 16,2020 at 10:33:46 UTC from IEEE Xplore. Restrictions apply.
1476 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 47, NO. 8, AUGUST 1999
with a constant voltage system. DC–DC converter switching [10] A. A. M. Saleh and D. C. Cox, “Improving the power-added efficiency
operation at 10 MHz allowed wide-bandwidth and small- of FET amplifiers operating with varying-envelope signals,” IEEE Trans.
Microwave Theory Tech., vol. MTT-31, pp. 51–56, Jan. 1983.
sized components. By utilizing a fast feedback loop regulation
scheme and dynamic gate bias, the ability to meet CDMA
IS-95 specifications for ACPR was realized.
Authorized licensed use limited to: Institute of Space Technology. Downloaded on September 16,2020 at 10:33:46 UTC from IEEE Xplore. Restrictions apply.