Exp# 8: FM Demodulators

Experiment 8
FM Demodulators

8.1 Educational Objectives:

™ Studying the principle of phase-locked loop.
™ Understanding the characteristics of the PLL LM565.
™ Demodulating FM signal using PLL.
™ Demodulating FM signal using FM to AM conversion discriminator

8.2 Reference Readings:

™ Kennedy G., Electronic Communication Systems, McGRW-Hill,
Third Edition, 1994,
™ D. Roddy and J. Coolen, Electronic Communications, Prentice Hall
of India, 1995.
™ Young Paul H., Electronic Communication Techniques, Merrill
Publishing Company, Third Edition 1990.
™ Haykin Simon, Communication Systems, John Wiley, 4th Edition,
2001.

8.3 Background Information:

Frequency demodulator, also called frequency discriminator, is a circuit, which
converts instantaneous frequency variations to linear voltage changes. There are
many types of circuit used in communication system such as FM to AM
conversion, balanced, and phase-shift discriminators and phase-locked loop
(PLL) frequency demodulator. In this experiment we will introduce the
operations of PLL frequency demodulator and FM to AM conversion
discriminator.

Analog Communication Laboratory 8-1

Exp# 8: FM Demodulators

• Phase-Locked Loop (PLL) operation

The PLL is an electronic feedback control system, as illustrated by the block
diagram in Fig. 8-1, of locking the output and input signals in good agreements
in both frequency and phase. In radio communication, if a carrier frequency
drifts due to transmission, the PLL in receiver circuit will track the carrier
frequency automatically.

Fig.8-1 PLL block diagram

The PLL in the following experiments is used in two different ways: (1) as a
demodulator, where it is used to follow phase or frequency modulation and (2) to
track a carrier signal which may vary in frequency with time. In general, a PLL
circuit includes the following sections:
1. Phase Detector (PD)
2. Low Pass Filter (LPF)
3. Voltage Controlled Oscillator (VCO)
The phase detector within the PLL locks at its two inputs and develops an output
that is zero if these two input frequencies are identical. If the two input
frequencies are not identical, then the output of detector, when passed through
the low-pass filter removing the ac components, is a dc level applied to the VCO
input. This action closes the feedback loop since the dc level applied to the
VCO input changes the VCO output frequency in an attempt to make it exactly
match the input frequency. If the VCO output frequency equals the input

Analog Communication Laboratory 8-2

Exp# 8: FM Demodulators

frequency, the PLL has achieved lock, and the control voltage will be zero for as
long as the PLL input frequency remains constant. The parameters of PLL
shown in Fig. 8-1 are as follows:
Kd = phase detector gain in volts/radian
Ka = amplifier gain in volt/volt
Ko = VCO gain in kHz/volt
KL = KdKaKo =closed loop gain in kHz/volt

Fig.8-2 Phase detection

A better understanding of the operation of phase detector may be obtained by

considering that the simple EXCULSIVE-OR (XOR) gate is used as a phase
detector. The XOR gate can be thought of as an inequality detector which
compares the inputs and produces a pulse output when these inputs are unequal.
The width of the output pulse is proportional to the phase error of the input
signals. As shown in Fig. 8-2, the width of the output pulse of (b) is larger than
that of (a) and is smaller than that of (c). When the output of phase detector is
applied to the input of low-pass filter, the output of low-pass filter should be a dc
Analog Communication Laboratory 8-3
Exp# 8: FM Demodulators

level that is directly proportional to the pulse width. In other words, the output
dc level is proportional to the phase error of input signals. Fig. 8-2(d) shows the
relationship between the input phase error and the output dc level.

Fig.8-3 Operation of frequency locking

For a further understanding of the operation of the PLL can be obtained by

considering that initially the PLL is not in lock. The VCO has an input voltage of
2V and is running at its free-running frequency, say 1 kHz. Consider the signals
shown in Fig. 8-3. If the VCO frequency and the signal A with the lower
frequency 980Hz are applied to the inputs of the phase detector XOR, the
narrower width of output pulse will cause the low-pass filter obtaining the
smaller output voltage of 1V. This smaller voltage decreases the VCO frequency
close to the input frequency. If the VCO output frequency equals the input
frequency, lock will result. On the contrary, the higher frequency 1.2 KHz of
input signal B causes the larger filter output of 3V that increases the VCO
frequency output to lock at the input frequency.

• LM565 PLL Basic Characteristics

The LM565 is a general-purpose phase-locked loop and is widely used in
frequency demodulation. In designing with the LM565, the important parameters
of interest are as follows:

Analog Communication Laboratory 8-4

Exp# 8: FM Demodulators

1. Free-running Frequency
Fig. 8-4 shows a PLL circuit with LM565. In the absence of the input signal, the
output frequency of the VCO is called the free-running frequency fo. In the PLL
circuit of Fig. 8-4, the free-running frequency of LM565 is determined by the
timing components C2 and VR1, and can be found by

Free running frequency (8-1)

Closed loop gain (8-2)

where Vc = total supply voltage to the circuit = Vcc-(-Vcc)=5V-(-5V) = 10V

Fig.8-4 LM565 PLL

Analog Communication Laboratory 8-5

Exp# 8: FM Demodulators

2. Lock Range:
Initially, the PLL is in already-locked state and the VCO is running at some
frequency. If the input frequency fi is away from the VCO frequency fo, locking
may still occur. When the input frequency reaches a specific frequency where
the PLL loses lock, the frequency difference of fi and fo is called the lock range
of the loop. The lock range of LM565 can be found by

(8-3)

3. Capture Range:
Initially, the loop is unlocked and the VCO is running at some frequency. If the
input frequency fi is close to the VCO frequency fo, unlocking may maintain.
When the input frequency reaches a specific frequency where the PLL locks, the
frequency difference of fi and fo is called the capture range of the loop. The
capture range of LM565 can be found by

(8-4)

Fig.8-5 Illustration of lock and capture ranges

Analog Communication Laboratory 8-6

Exp# 8: FM Demodulators

• Frequency Demodulator Based on LM565 PLL

The PLL circuit of Fig. 8-4 can be used as a frequency demodulator. When the
input signal increases in frequency, the output signal decreases in voltage.
Inversely, if the input signal decreases in frequency, the output signal will
increase in voltage.
The VCO circuit of the LM565 is equivalent to that of the LM566. The free-
running frequency fo of the VCO is determined by the values of external
components C2 and VR1. The internal resistor 3.6 kΩ (pin7) and the external
capacitor C3 form a low-pass filter. The capacitor C4 connected between pins 7
and 8 is a frequency compensation capacitor.

• FM-to-AM Conversion Discriminator:

Fig. 8-6 shows the blocks of FM to AM discriminator. The inputs FM signal is
first converted into the AM signal by the differentiator, and then the output AM
signal is demodulated by the envelope detector to recover the original audio
signal.

Fig.8-6 Block diagram of FM-to-AM conversion discriminator

In Fig. 8-6, if input signal xFM (t) is

(8-5)

Analog Communication Laboratory 8-7

Exp# 8: FM Demodulators

Then the differentiator output will be

(8-6)
From Eq. (8-6) above, the amplitude of x´FM(t) signal vary with the variation of
x(t) amplitude. Thus the x´FM(t) signal is an amplitude modulated signal. If this
AM signal passes through an envelope detector, the audio signal will be
recovered.
The circuit of Fig.8-7 is a frequency discriminator with FM-to-AM conversion
technique. The components U1, C1, C2, R1 and R2, operate as a differentiator.
The inverting amplifier U2 with a gain of - R4 /R3, and the AM peak detector
including D1, R5, R6, C4 and C5. The coupling capacitor C6 is used to block the
dc level.

Fig.8-7 FM to AM conversion discriminator circuit

Analog Communication Laboratory 8-8

Exp# 8: FM Demodulators

Fig.8-8 Frequency response of bandpass filter

Excepting various frequency demodulators mentioned above, LC bandpass

filters are popularly available in the use of frequency demodulation in ultrahigh
and microwave frequency ranges. Fig. 8-8 shows the response of bandpass filter.
The linear portion on the curve where the voltage variation is proportional to the
frequency variation meets the requirement of a discriminator.

8.4 EQUIPMENT REQUIRED

1. Module KL-92001
2. Module KL-93004
3. Oscilloscope

Analog Communication Laboratory 8-9

Exp# 8: FM Demodulators

8.5 Tasks to Study:

Experiment 8-1 LM565 PLL Characteristic Measurements:

1. Locate LM565 PLL Circuit on Module KL-93004. Insert the connect plug
in J2 to set the capacitor to C2 (0.1µF).
2. Adjust the VR1 to obtain the maximum free-running frequency foh and
the minimum free-running frequency fol at LM565 pin 4 (O/P). Record the
results in Table 8-1.
3. Adjust the VR1 to obtain the VCO free-running frequency fo = 2KHz.
4. Insert the connect plug in J1. Connect a 0.5Vp-p, 2 KHz square wave to
the input (I/P).
5. Observe the PLL input (I/P) and the VCO output (pin 4) signals and
slowly increase the input frequency until the output signal just unlocks.
Record the input frequency as fLh in Table 8-1.
6. Return the input frequency to the free-running frequency fo of VCO.
Slowly decrease the input frequency until the output signal just unlocks
and record the input frequency as fLl in Table 8-1.
7. Using the equation fL = ( fLh - fLl ) / 2, calculate the lock range.
8. Increase the input frequency to force the VCO output unlocked. Slowly
decrease the input frequency until the PLL just locks. Observe the input
frequency fCh and record the result in Table 8-1.
9. Decrease the input frequency to force the VCO output unlocked. Slowly
increase the input frequency until the PLL just locks. Observe the input
frequency fCl and record the result in Table 8-1.
10. Using the equation fC = ( fCh -fCl ) / 2, calculate the capture range.
11. Remove the connect plug from J2 and then insert it in J3. This changes
C2 (0.1µF) to C5 (0.01µF). Repeat step 2.

Analog Communication Laboratory 8-10

Exp# 8: FM Demodulators

12. Turn the VR1 to get the VCO free-running frequency fo of 20kHz.
Insert the connect plug in J1 and connect a 0.5Vp-p, 20 kHz square to the
input (I/P). Repeat steps 6 to 11.

Experiment 8-2 LM565 V-F Characteristic Measurements

1. Locate LM565 PLL Circuit on Module KL-93004. Insert the connect plug
in J2 to set the capacitor to C2 (0.1µF).
2. Remove the connect plug from J1. Turn the VR1 to get a free-running
frequency fo of 2kHz at VCO output (pin 4).
3. Reinsert the connect plug in J1.
4. Connect a 0.5Vp-p, 2 kHz square wave to the input (I/P). Measure and
record the output voltage of LM565 (O/P) in Table 8-2.
5. Change the input frequencies of 0.5 kHz, 1 kHz, 1.5 kHz, 2.5 kHz, 3 kHz
and 3.5 kHz sequentially and measure the output voltages corresponding
to the input frequencies. Record the results in Table 8-2.
6. Plot output voltage vs. input frequency curve in Fig. 8-9.
7. Remove the connect plug from J2 and insert it in J3 to change C2 (0.1µF)
to C5 (0.01µF).
8. Remove the connect plug from J1. Turn the VR1 to get a free-running
frequency fo of 20kHz at VCO output (pin 4).
9. Reinsert the connect plug in J1.
10. Connect a 0.5Vp-p, 20 kHz square wave to the input (I/P). Measure and
record the output voltage of LM565 (O/P) in Table 8-3.
11. Change the input frequencies of 16.5 kHz, 17.5 kHz, 18.5 kHz, 21.5
kHz, 22.5 kHz and 23.5 kHz sequentially and measure the output voltages
corresponding to the input frequencies. Record the results in Table 8-3.
12. Plot output voltage vs. input frequency curve in Fig. 8-10.

Analog Communication Laboratory 8-11

Exp# 8: FM Demodulators

Experiment 8-3 PLL Frequency Demodulator:

1. Locate LM566 FM Modulator circuit on Module KL-93004. Insert the
connect plugs in J1 and J3 to set the capacitor to C4 (0.01µF). Turn the
VR1 to get the output free-running frequency fo of 20kHz.
2. Complete LM565 PLL Circuit by inserting the connect plug in J3 to set
the capacitor to C5 (0.01µF). Turn the VR1 to get the free-running
frequency fo of 20kHz at VCO output .(pin 4)
3. Connect the LM566 FM Modulator output to the LM565 PLL circuit
input, and insert connect plug in J1.
4. Connect a 300mVp-p, 1 kHz sine wave to the input of LM566 FM
Modulator. Using the oscilloscope, observe the output waveform of
LM565 PLL Circuit and record the result in Table 8-4.
5. Repeat step 4 for the input frequencies of 2 kHz and 3 kHz.
6. Change the input amplitude to 500mVp-p. Repeat steps 4 and 5, and
record the results in Table 8-5.

Experiment 8-4 FM to AM Frequency Demodulator:

1. Locate MC1648 FM Modulator circuit on Module KL-93004. Insert
connect plugs in J1 and J3 to set the inductor to L1 (220µH) and the
1SV55 varactor operating at 5V.
2. Connect a 2Vp-p, 1 kHz sine wave to the input (I/P1). Turn the VR1 to
get the output amplitude of 600mVp-p.
3. Connect the output of MC1648 FM Modulator to the input of FM to AM
Discriminator Circuit on the lower of Module KL-93004.
4. Using the oscilloscope, observe and record the input and output
waveforms of frequency demodulator in Table 8-6.
5. Repeat steps 2 to 4 for audio frequencies of 2KHz and 3KHz,
respectively.

Analog Communication Laboratory 8-12

Exp# 8: FM Demodulators

Table 8-1

Analog Communication Laboratory 8-13

Exp# 8: FM Demodulators

Table 8-2
(Vm=0.5Vp-p, fo=2kHz, C2=0.1µF)

Fig.8-9

Analog Communication Laboratory 8-14

Exp# 8: FM Demodulators

Table 8-3
(Vm=0.5 Vp-p, fo=20 kHz, C5=0.01µF)

Fig. 8-10

Analog Communication Laboratory 8-15

Exp# 8: FM Demodulators

Table 8-3
(Vm=0.5 Vp-p, fo=20 kHz, C5=0.01µF)

Fig. 8-10

Analog Communication Laboratory 8-16

Exp# 8: FM Demodulators

Table 8-4
(Vm=300mVp-p, fo=20kHz)

Analog Communication Laboratory 8-17

Exp# 8: FM Demodulators

Table 8-5
(Vm=500mVp-p, fo=20kHz)

Analog Communication Laboratory 8-18

Exp# 8: FM Demodulators

Table 8-6
(Vm=2Vp-p)

Analog Communication Laboratory 8-19

Exp# 8: FM Demodulators

8.5 Questions:
1. Examining the results of experiment 8-1, could you find that the VCO
frequency would be when the input frequencies of LM565 were outside
its lock range?
2. Comparing the lock range with the lock range of LM565, which is the
wider?
3. State the function of capacitor C3 in the circuit of Fig.8-4. If replacing the
C3 (0.1 µF) by a 0.01 µF capacitor, what is the change of the output
signal (pin 7) of LM565?
4. If a low pass filter is externally connected to the output of LM565
frequency demodulator, does the demodulated signal become smoother?
Try to design this filter.
5. Design a frequency doubler with PLL and logic circuits.

Analog Communication Laboratory 8-20