Power Management ICs: A Top-Down Design Approach Short Course Slides

1st Edition
By Gabriel Alfonso Rincn-Mora, Ph.D.
Analog & Power IC Design Research Laboratory School of Electrical and Computer Engineering Georgia Institute of Technology http://www.rincon-mora.com Copyright 2005 by Gabriel Alfonso Rincn-Mora

iii

Table of Contents About the Material Intended Audience Objectives Motivation About the Author 4-Day Daily Course Schedule 1. The System Market Demand Requirements Basic Components Design Approaches Brief Circuit Design & Feedback Review The Future System Design for this Course 2. Choosing a DC-DC Converter Topologies Power Feedback Control Summary Converter Topology and Features for this Course 3. Designing the Converter Introduction Review Accuracy Transient Response Current Sensing Frequency Features Integrated Circuit (IC) PCB Summary Converter Design for this Course 4. Designing the Linear Regulator Introduction Operation Specifications AC Design ix

xi xiii 2

17

59

105

vii

IC Design Summary LDO Design for this Course 5. Designing the Reference Introduction References Error Sources The Output Characterization Summary BG Design for this Course 6. Designing the Battery Charger Introduction Stability Efficiency Summary Charger Design for this Course 7. Designing the PA Supply The Problem Boosting Efficiency Adaptive PA Supply Summary PA Supply Design for this Course 8. The Future, revisited The System, revisited Energy Management Integration Summary Final Words 151

192

201

220

viii

About the Material I. Intended Audience Integrated Circuit (IC) Design, System Design, Product, and Market Engineers, managers, and analog graduate students engaged and/or interested in expanding their knowledge on how to design, evaluate, specify, develop, and test integrated power management circuits and systems. II. Objectives This short-course introduces and discusses the emergence of high performance power management integrated circuits (ICs) into the marketplace while highlighting state-of-the-art design techniques, considerations, constraints, and practical realizations, from the system down to their solidstate realizations, adopting a top-down design approach, much like in an industry setting but mixed with an educational component. The course starts with the system and its performance requirements, given demand trends, environmental and loading constraints, and technological roadmaps, especially within the context of portable, wireless applications, which establishes the courses system design example. These requirements are then gauged against existing DC-DC converter topologies, highlighting key issues and identifying a suitable topology to pursue for the foregoing design example. This discussion then leads into the design of the power supply itself, from its block-level development down to its implied integrated circuit. Linear regulators, voltage references, and adaptive power supply circuits for power amplifier (PA) applications are then discussed in the same light, complementing and completing the power supply system. The circuit design places emphasis on low voltage, low quiescent current, high power efficiency, and reliability, not to mention integration, which fall within the boundaries of next generation ICs. Supportive, state-of-the-art research is included and evaluated throughout the course. III. Motivation Supplying power is the most fundamental and intrinsic function of any electrical system, be it analog, digital, or mixed-signal in nature. Voltage regulators provide such a function, to convert unpredictable and noisy supplies to stable, constant, accurate, and load-independent voltages. The input supplies are derived, for the most part, from batteries, generators, and other off-line ac or dc sources, which usually exhibit significant voltage variations. Most integrated circuits (ICs), in particular, draw power from already available dc supplies, like batteries, ac-dc converters, or dc-dc converters. The load, on the other hand, is composed of state-of-the-art microprocessors, digital-signal processing (DSP) circuits, and custom powerintensive applications, to name a few, which demand these power supplies to be quick, accurate, and capable of delivering high currents. Additionally,

ix

portable battery-powered applications like laptop computers, cellular phones, and palm pilots require high power efficiency to maximally extend battery life. Portable electronics also demand these power regulators to be integrated onto one die, with other circuits, like power amplifiers and the like, which present additional challenges, forcing designers to be knowledgeable in both system and integrated circuit design issues.

About the Author Prof. Gabriel A. Rincn-Mora, Ph.D. Dr. Rincn-Mora received his B.S.E.E. from Florida International University (High Honors) in 1992 and M.S.E.E. and Ph.D. from Georgia Tech (Outstanding Ph.D. Graduate) in 1994 and 1996, respectively. He worked for Texas Instruments from 1994 to 2003, as Senior Integrated Circuits Designer, Design Team Leader, and Member of Group Technical Staff, and from 2003 to 2005 as technical consultant. His work at TI led to the release of over 26 IC products in the field of integrated power management circuits in applications like cellular phones, pagers, laptop and desktop computers, etc. In 1999, he was appointed Adjunct Professor for Georgia Tech and in 2001 he became a fulltime faculty member of the School of Electrical and Computer Engineering at Georgia Tech. From 2002 to 2004, he was the Director of the Georgia Tech Analog Consortium. In April of 2005, he founded and is now the administrator of the Analog Undergraduate Outreach Program. He was the Vice-Chairman for the Atlanta IEEE Solid-State Circuit Society-Circuits and Systems (SSCS-CAS) Chapter for 2004 and is currently its Chairman. Dr. Rincn-Mora is the inventor of 25 Patents and the author of over 65 publications. He has authored three books, one of which is a textbook titled Voltage References From Diodes to Precision High-Order Bandgap Circuits. He received the "National Hispanic in Technology Award" from the Society of Professional Hispanic Engineers, the "Charles E. Perry Visionary Award" from Florida International University, and a Commendation Certificate from the Lieutenant Governor of California. He was inducted into the "Council of Outstanding Young Engineering Alumni" by Georgia Tech and featured on the cover of Hispanic Business Magazine as one of The 100 Most Influential Hispanics, La Fuente (Dallas Morning News publication), and three times on Nuevo Impacto (Atlanta-based magazine). Dr. Rincn-Mora is a Senior Member of IEEE and a life member of the Society of Hispanic Professional Engineers.

xi

4-Day Daily Course Schedule First Morning Session (1.25 hrs) Morning Break (15 min.) Second Morning Session (1.25 hrs) Lunch (1.30 hrs) First Afternoon Session (1 hrs) First Afternoon Break (10 min.) Second Afternoon Session (1 hr) Second Afternoon Break (10 min.) Third Afternoon Session (1 hr) 9:00 a.m. 10:15 a.m. 10:30 a.m. 11:45 a.m. 1:15 p.m. 2:15 p.m. 2:25 p.m. 3:25 p.m. 3:35 p.m. 10:15 a.m. 10:30 a.m. 11:45 a.m. 1:15 p.m. 2:15 p.m. 2:25 p.m. 3:25 p.m. 3:35 p.m. 4:35 p.m.

Total Hours per Day: 5.5 hrs. Last day will not include the last two afternoon sessions. Total Hours for 4 Days: 20 hrs.

xiii

Power Management IC A Top-Down Design Approach Top-

The System

Design for this Course

Slide 31

The System Sample System Design

Power Management for Mobile Apps.
t Dynamically, Adaptive DC/DC Buck Converter t

Specifications:
Linear Reg.

Li-Ion Battery

1. High Accuracy
t

Reference Battery Charger

Linear Reg. Linear Reg.

(Fast & Accurate) 2. High Power Efficiency (long battery life) 3. Low Voltage Ckts 4. Maximum Die Integration
Slide 32

Dynamically, Adaptive DC/DC Buck Converter PA t

Features:

Distributed POL Supplies Dynamically Adaptive Battery-Operated

by G.A. Rincn-Mora

Page 16

Power Management IC A Top-Down Design Approach Top-

Choosing a DC-DC Converter - Feedback

Buck Converter Stability:
V in V ref
Filter PWM

Lo RESR Co

CB

V out I Load Rfb1,2

EAs BW = PWMs BW = P(CB) =

V fb
Vfb [dB]

P(Rfb1,2) =

BW amp

BW PWM

ffb

freq [Hz]

Stability: 2 Ps @ 2 &1Z@ Co Lo

1 2 R ESR C o

UGF << -1, for PWMs t-ave model to work

Slide 67

Choosing a DC-DC Converter - Feedback

Boost Converter Stability:
Lo V IN t on/off RESR Co CB vout t off L eff RESR Co * ac w/in L eff CB vout

* VIN = Z point Inductors energy is only transferred during toff (toff = [1-d]) What value L would have delivered toff fraction of IL? PInductor = IL2LS (Idelivered)2LeffS = (IL [1-d])2LeffS
1 ,Z@ 2 C o L eff

Leff = L/(1-d)2 = L(toff/)2

1 1 2 R ESR C B
Slide 68

During toff, circuit looks like a buck converter with Leff * Complex Conj. pair @
2 R ESR C o

, & freq. P @

by G.A. Rincn-Mora

Page 34

Power Management IC A Top-Down Design Approach Top-

Designing the Converter

IC

Slide 179

Designing the Converter IC

Hysteretic Comparator: Inverting Schmitt Trigger

Vdd Vfb Vref R1 Vss R2 Vcmp-out

V fb + = V fb =

V dd R 1 + V ref R 2 V dd V ref R 1 + V ref = + R2 R1 R1 + R 2 V ref R 2 + V ss R 1 V ref V ss R 2 + V ss = R1 + R 2 R1 + R 2

Vhys = Vfb+ - Vfb- = (Vdd - Vss) R1 / (R1 + R2) Vref-eff & Vhys = f(Vdd, Vss) Accuracy = f(supplies) IC: Vref = I-loaded reference must supply current Vripple = sensitive to noise in Vdd & Vss Vripple easily programmable
Slide 180

by G.A. Rincn-Mora

Page 90

Power Management IC A Top-Down Design Approach Top-

Designing the Linear Reg. IC

Genres: Externally Compensated
mp11 mp12 mn21 mn13 R2 ILoad (0-100mA) RESR min2 mtail mnb21 R1 mpo Vout

* ppout = dominant ppar = 2nd dominant (@ UGF) pbuf = 3rd dominant (UGF + dec.) zESR_high w/in -1 decade of UGF zESR_low @ UGF pothers > UGF + 1 decade

min1 Vreference mnb13

CB Co

Notes: * Cout > a specified value * Cout higher power regulators. or ESR ( or RC) (Co_ext > Co_int)
Slide 271

moderate-large bulk capacitor

* Normally, Vtran_ext. < Vtran_int

Designing the Linear Reg. IC

Genres: Self Referenced * Reference = integrated into the regulating loop. Temperature Compensation = VPTAT + Vbe (VPTAT & Vbe w/ increasing temp.) Vout = VPTAT + Vbe = IPTATR2 + Vbe(R1 + R2)/R1 NMOS, R2, & NPN Negative feedback loop C.
IPT AT R1

Vout
R2

dominant pole @ gate of NMOS

* For low voltage, NMOS should be natural ( VT device) * Vref > typical Vbg ( 1.2 V) because Vbe component = . * Trim IPTAT. * Topology = simple.
Slide 272

by G.A. Rincn-Mora

Page 136

Power Management IC A Top-Down Design Approach Top-

Power Management ICs A Top-Down Design Approach

Designing the Reference

Slide 301

Designing the Voltage Reference Outline

Introduction References Error Sources The Output Characterization Summary BG Design for this Course

Slide 302

by G.A. Rincn-Mora

Page 151

Power Management IC A Top-Down Design Approach Top-

Designing the Battery Charger: Intro

Requirements: Accurate VTarget (Max. Capacity) Stable Throughout Smooth Transitions High Efficiency (No Heat Sinks & Less Energy Wasted when Charging from another Battery (E.g.: Charge phone w/ laptops USB port)

Slide 387

Designing the Battery Charger: Intro

VDD V En d + RC I C = VC /R C VC

I-Loop I-V Loop V-Loop IEnd Detect

M En d R d s_ en d

C en d

V Ref R Bat

+
V Bat

+ -

by G.A. Rincn-Mora

I
MP

D SW

+ G mi Ro RD

R AV AV

Slide 388

Page 194

Power Management IC A Top-Down Design Approach Top-

PA Supply: Boosting Efficiency

Adaptive Supply Voltage: Envelop Follower
Envelope detector DC-DC converter

RF input

RF output Directional coupler Delay line RF PA

Condition: Match Delays & High BW Supply - BWSupply 2*BWEnvelop (Follow high peak-to-average ratio events) -> Delay Mismatch & Poor Supply but Better PA Power Efficiency
Slide 415

PA Supply: Boosting Efficiency

Adaptive Supply Voltage: Power Tracker: Track power control or Vrms (WCDMA: 1dB/666s & CDMA 1.25ms/666s) * Some clipping occurs but w/ acceptable bit-error rates (BER) and error-vector magnitude (EVM)
Control signal generator DC-DC converter

RF input

Directional coupler

RF output RF PA

Condition: Low BW Supply - tracks power control bandwidth -> Good Supply and Even Better PA Power Efficiency

Slide 416

by G.A. Rincn-Mora

Page 208

Power Management IC A Top-Down Design Approach Top-

The Future, revisited

Integration

Slide 459

The Future: Integration

Cold Surface Plastic Package
2 2

N-type Si P-type Si Hot Surface

FOX p+ FOX n+ FOX p+

Oxide & Passivation

FOX p+ n+ n+ FOX p+ FOX

+
FOX p+

gnd

gnd

Fuel In

Components:

* MEMS Thermoelectric/Vibration Generators * Planar Copper Inductors * FC Stack * Thin-Film Li-Ion Battery * CMOS Inductor/Capacitor Multipliers * CMOS Switching/Linear Regulators/References * System Mode Manager
Slide 460

by G.A. Rincn-Mora

200-400m

Page 230