REFERENCES Bogart, Kenneth P. 1990. Introductory Combinatorics. San Diego: Harcourt Brace Jovanovich, Inc.

Aviiienis, Algirdas, and John P. J. Kelly. 1984. Fault Tolerance by Design Diversity: Concepts and Experiments. Computer. 17 (August): 67-69. Ayache, J. M., and M. Diaz. 1979. A Reliability Model for Error Correcting Memory Systems. IEEE Transactions on Reliability. 28 (October): 310-315. Bardell, P. H., Jr., and W. H. McAnney. 1985. Self-Test of Random Access Memories. Proc. International Test Conference. 352-355. . 1988. Built-In Test for RAMs. IEEE Design and Test of Computers. 5 (August): 29-36. Barraclough, William, Albert C. L. Chang, and Wayne Sohl. 1976. Techniques for Testing the Microcomputer Family. Proc. of the IEEE. 64 (June): 943-950. Bertsekas, Dimitri, and Robert Gallager. 1987. Data Networks. Englewood Cliffs, N.J.: Prentice-Hall. Blaum, Mario, Rodney Goodman, and Robert McEliece. 1988. The Reliability of Single-Error Protected Computer Memories. IEEE Transactions on Computers. 37 (January): 114-119. Blaum, Mario. 1988. Systematic Unidirectional Burst Detecting Codes. IEEE Transactions on Computers. 37 (April): 453-457. Blaum, Mario, and Henk van Tilborg. 1989. On t-Error Correcting/All Unidirectional Error Detecting Codes. IEEE Transactions on Computers. 38 (November): 1493-1501. Borland International, Inc, 1990, Turbo C+ +: Getting Started. Scotts Valley, Ca.: Borland International, Inc.

109

Borland International, Inc, 1990, Turbo C+ +: Library Reference. Scotts Valley, Ca.: Borland International, Inc. Bossen, D. C., M. Y. Hsiao. 1980. A System Solution to the Memory Soft Error Problem. IBM Journal of Research and Development. 24 (May): 390-397. . 1982. Model for Transient and Permanent Error-Detection and FaultIsolation Coverage. IBM Journal of Research and Development. 26 (January): 67-77. Breuer, Melvin A., and Arthur D. Friedman. 1976. Diagnosis and Reliable Design of Digital Systems. Rockville, Md.: Computer Science Press. Chang, Ming-Feng, W. Kent Fuchs, and Janak H. Patel. 1989. IEEE Transactions on Computers. 38 (April): 493-500. Coit, David, William Denson, Kieron Dey, Steven Flint, and Wayne Turkowski. 1984. 'VLSI Device Reliability Models. RADC-TR-84-182. Griffis Air Force Base, N.Y.: Rome Air Development Center. Colbourne, E. Denis, Gordon P. Coverley, and Saroj K. Behera. 1974. Reliability of MOS LSI Circuits. Proc. of the IEEE. 62 (February): 244-259. Cox, Glen W., and B. D. Carroll. 1978. Reliability Modeling and Analysis of Fault-Tolerant Memories. IEEE Transactions on Reliability. 27 (April): 4954. David, Rene, Antoine Fuentes, and Bernard Courtois. 1989. Random Pattern Testing Versus Deterministic Testing of RAM's. IEEE Transactions on Computers. 38 (May): 637-650. Davydov, Alexander A., and Leonid M. Tombak. 1991. An Alternative to the Hamming Code in the Class of SEC-DED Codes in Semiconductor Memory. IEEE Transactions on Information Theory. 37 (May): 897-902. Dekker, Rob, Frans Beenker, and Loek Thijssen. 1988. Fault Modeling and Test Algorithm Development for Static Random Access Memories. Proc. International Test Conference. 343-352. . 1988. A Realistic Self-Test Machine for Static Random Access Memories. Proc. International Test Conference. 353-361.

110

. 1989. Realistic Built-In Self-Test for Static RAMs. IEEE Design and Test of Computers. 6 (February): 26-34. . 1990. A Realistic Fault Model and Test Algorithms for Static Random Access Memories. IEEE Transactions on Computer Aided Design. 9 (June): 567-572. Dillinger, Thomas E. 1988. VLSI Engineering. Englewood Cliffs, N.J.: Prentice Hall. Dobbins, J. Gregory. 1986. Error-Correcting-Code Memory Reliability Calculations. IEEE Transactions on Reliability. 35 (October): 380-384. Ferguson, F. Joel, and John P. Shen. 1988. Extraction and Simulation of Realistic CMOS Faults Using Inductive Analysis. Proc. International Test Conference. 475-484. Franklin, Manoj, Kewal K. Saluja, and Kozo Kinoshita. 1989. Design of a BIST RAM with Row/Column Pattern Sensitive Fault Detection Capability. Proc. International Test Conference. 327-336. Fuja, Tom, Chris Heegard, and Rod Goodman. 1988. Linear Sum Codes for Random Access Memories. IEEE Transactions on Computers. 37 (September): 1030-1042. Fujiwara, Hideo, Yuzo Takamatsu, Takashi Nanya, Teruhiko Yamada, Hideo Tamamoto, and Kiyoshi Furuya. 1988. Test Research in Japan. IEEE Design and Test of Computers. 5 (October): 60-79. Geiger, Randall L., Phillip E. Allen, and Noel R. Strader. 1990. VLSI Design Techniques for Analog and Digital Circuits. New York: McGraw-Hill. Goodman, Rodney M., and Masahiro Sayano. 1991. The Reliability of Semiconductor RAM Memories with On-Chip Error-Correction Coding. IEEE Transactions on Information Theory. 37 (May): 884-896. Grosspietch, Karl E. 1988. Schemes of Dynamic Redundancy for Fault Tolerance in Random Access Memories. IEEE Transactions on Reliability. 37 (August): 331-339. Harold, Peter. 1987. Memory-Based CMOS FIFO Buffers Sport Large Capacities, Rival the Speed of Bipolars. Electronic Design News. 32 (March 18): 65-74. 111

Hashimoto, Masashi, Masayoshi Nomura, Kenji Sasaki, Katsuo Komatsuzaki, Hiroyuki Fujiwara, Takashi Honzawa, Keiichiro Abe, Tadashi Tachibana, and Norisha Kitagawa. 1988. A 20-ns 256K X 4 FIFO Memory. IEEE Journal of Solid State Circuits. 23 (April): 490-499. Horiguchi, Masashi, Masakazu Aoki, Yoshinobu Nakagome, Shin'ichi Ikenaga, and Katsuhiro Shimohigashi. 1988. An Experimental Large Capacity Semiconductor File Memory Using 16-Levels/Cell Storage. IEEE Journal of Solid State Circuits. 23 (April): 27-33. Hsiao, M. Y. 1970. A Class of Optimal Minimum Odd-weight-column SEC-DED Codes. IBM Journal of Research and Development. 14 (July): 395-400. Integrated Device Technology, Inc. 1989. Serial/Parallel First-In/First-Out 2048 x 9-Bit & 4096 x 9-Bit. Data Sheet in High Performance CMOS Data Book 1989. Santa Clara, Ca.: Integrated Device Technology, Inc. Jacobson, David M. 1985. A Fast, Probabilistic Algorithm for Functional Testing of Random Access Memory Systems. Proc. International Test Conference. 169-177. Jain, Sunil K., and Charles E. Stroud. 1986. Built-In Self Testing of Embedded Memories. IEEE Design and Test of Computers. 3 (October): 27-37. Jarwala, Najmi T., and Dhiraj K. Pradhan. 1988. TRAM: A Design Methodology for High-Performance, Easily Testable, Multimegabit RAM's. IEEE Transactions on Computers. 37 (October): 1235-1250. Kleinrock, Leonard. 1975. Theory, vol. I of Queueing Systems. New York: John Wiley and Sons. Knuth, Donald E. 1981. Seminumerical Algorithms, 2nd ed., vol. 2 of The Art of Computer Programming. Reading, Mass.: Addison Wesley. Koo, D. Y., and H. B. Chenoweth. 1984. Choosing a Practical MTTF Model for ECC Memory Chip. Proc. Annual Reliability and Maintainability Symposium. 255-261. Kraus, Rainer, Oskar Kowarik, Kurt Hoffman, and Dieter Oberle. 1989. Design for Test of Mbit DRAMs. Proc. International Test Conference. 316-321.

112

Kundu, Sandip, and Sudhakar M. Reddy. 1990. On Symmetric Error Correcting and All Unidirectional Error Detecting Codes. IEEE Transactions on Computers. 39 (June): 752-761. Larson, Harold J., and Bruno 0. Shubert. 1979. Probabilistic Models in Engineering Sciences, vol. II: Random Noise, Signals, and Dynamic Systems. New York: John Wiley and Sons. Le Ngoc, Danh. 1989. Performance Advantages with IDT's Flagged FIFOs. High Performance CMOS Data Book Supplement 1989. Santa Clara, Ca.: Integrated Device Technologies, Inc. Lin, Der Jei, and Bella Bose. 1988. Theory and Design of t-Error Correcting and d (d> t)-Unidirectional Error Detecting (t-EC d-UED) Codes. 1988. IEEE Transactions on Computers. 37 (April): 433-439. Lin, Shu, and Daniel J. Costello, Jr. 1983. Error Control Coding: Fundamentals and Applications. Englewood Cliffs, N.J.: Prentice-Hall. May, Timothy C., and Murray H. Woods. 1978. A New Physical Mechanism for Soft Errors in Dynamic Memories. International Reliability Physics Symposium. 33-40. . 1979. Alpha-Particle-Induced Soft Errors in Dynamic Memories. IEEE Transactions on Electron Devices. 26 (January): 2-9. Mazumder, Pinaki, and Janak K. Patel. 1989. Parallel Testing for Pattern-Sensitive Faults in Semiconductor Random-Access Memories. IEEE Transactions on Computers. 38 (March): 394-407. Meyer, J. F. and L. Wei. 1988. Influence of Workload on Error Recovery in Random Access Memories. IEEE Transactions on Computers. 37 (April): 500-507. Meyer, Paul L. 1970. Introductory Probability and Statistical Applications. 2nd ed. Reading, Mass.: Addison-Wesley. Midkiff, Scott F., and Wern-Yan Koe. 1989. Test Effectiveness Metrics for CMOS Faults. Proc. International Test Conference. 653-659. Miller, Michael J. 1985. Understanding the IDT7201/7202 FIFO. Application Note AN-01 in High Performance CMOS Data Book 1988. Santa Clara, Ca.: Integrated Device Technology, Inc. 113

Minami, Masataka, Yookoo Wakui, Hiroshi Matsuki, and Takahiro Nagano. 1989. A New Soft-Error-Immune Static Memory Cell Having a Vertical Driver MOSFET with a Buried Source for the Ground Potential. IEEE Transactions on Electron Devices. 36 (September): 1657-1662. Miura, Y., H. Tamamoto, and Y. Narita. 1987. A Built-In Concurrent Testing for Semiconductor Random Access Memories by Concurrently Testing Cells on a Word Line. Transactions of the lEICE of Japan. J70-D (June) 1116-1125. (In Japanese). Montgomery, Bruce L., and B. V. K. Vijaya Kumar. 1990. Systematic Random Error Correcting and All Unidirectional Error Detecting Codes. IEEE Transactions on Computers. 39 (June): 836-840. Nakagawa, Toshio, and Kazumi Yasui. 1989. Optimal Testing-Policies for Intermittent Faults. IEEE Transactions on Reliability. 38 (December): 577-580. Nikolos, Dimitris, Nicolas Gaitanis, and George Philokyprou. 1986. Systematic tError Correcting/All Unidirectional Error Detecting Codes. IEEE Transactions on Computers. 35 (May): 394-402. Papoulis, Athanasios. 1984. Probability, Random Variables, and Stochastic Processes. 2nd ed. New York: McGraw-Hill. Pradhan, Dhiraj K. 1980. A New Class of Error Correcting/Detecting Codes for Fault Tolerant Computer Applications. IEEE Transactions on Computers. 29 (June): 471-481. Press, William H., Brian P. Flannery, Saul A. Teukolsky and William T. Vetterling. 1988. Numerical Recipes in C: The Art of Scientific Computing. Cambridge: Cambridge University Press. Rajpal, Suneel, and Frank Schapfel. 1987. Designing with FIFOs. Technical Note TN-06 in High Performance CMOS Databook 1988. Santa Clara, Ca.: Integrated Device Technology, Inc. Rao, T. R. N., and E. Fujiwara. 1989. Error-Control Coding for Computer Systems. Englewood Cliffs, N.J.: Prentice-Hall. Raposa, Manuel J. 1988. Dual Port Static RAM Testing. Proc. International Test Conference. 362-368.

114

Regener, E. 1988. A Transition Sequence Generator for RAM Fault Detection. IEEE Transactions on Computers. 37 (March): 362-368. Reliability Analysis Center. 1989. Predicting the Reliability of State-of-the-Art Integrated Circuits. Technical Brief. September. Saleh, Abdallah M., and Janak H. Patel. 1988. Transient-Fault Analysis for Retry Techniques. IEEE Transactions on Reliability. 37 (August): 323-330. Salujah, Kewal K., Siew H. Sng, and Kozo Kinoshita. 1987. Built-In Self-Testing RAM: A Practical Alternative. IEEE Design and Test of Computers. 4 (February): 42-51. Sarrazin, David B., and Miroslaw Malek. 1984. Fault-Tolerant Semiconductor Memories. Computer. 17 (August): 49-56. Schildt, Herbert. 1990. Using Turbo C+ +. Berkeley, Ca.: Osborne McGraw-Hill. Schuster, Stanley E. 1978. Multiple Word/Bit Line Redundancy for Semiconductor Memories. IEEE Journal of Solid State Circuits. 13 (October): 698-703. Shepherd, M., and D. Rodgers. 1985. Asynchronous FIFO's Require Special Attention. Proc. International Test Conference. 445-450. Sridhar, Thirumalai. 1986. A New Parallel Test Approach for Large Memories. IEEE Design and Test of Computers. 3 (August): 15-22. Stiffler, J. J. 1978. Coding for Random-Access Memories. IEEE Transactions on Computers. 27 (June): 526-531. Takeda, Eiji, Kan Takeuchi, Digh Hisamoto, Toni Toyabe, Kazuyoshi Ohshima, and Kiyoo Itoh. 1989. A Cross Section of a-Particle-Induced Soft-Error Phenomena in VLSI's. IEEE Transactions on Electron Devices. 36 (November): 2567-2575. Takeuchi, Kan, Katsuhiro Shimohigashi, Eiji Takeda, Eiji Yamasaki, Toni Toyabe, and Kiyoo Itoh. 1989. IEEE Transactions on Electron Devices. 36 (September): 1644-1650. Tao, D. L., C. R. P. Hartmann, and P. K. Lala. 1988. An Efficient Class of Unidirectional Error Detecting/Correcting Codes. IEEE Transactions on Computers. 37 (July): 879-882. 115

Taylor, Howard M., and Samuel Karlin. 1984. An Introduction To Stochastic Modeling. Orlando, Fla.: Academic Press. Tustin, Wayne. 1986. Recipe for Reliability: Shake and Bake. IEEE Spectrum. 23 (December): 37-42. Wong, Kam L., and Dean L. Lindstrom. 1988. Off the Bathtub onto the RollerCoaster Curve. Proc. Annual Reliability and Maintainability Symposium. 356-363. Yamada, Junzo, Tsuneo Mano, Jun'ichi Inoue, Shigeru Nakajima, and Tadahito Matsuda. 1984. A Submicron 1 Mbit Dynamic RAM with a 4-Bit-at-a-Time Built-In ECC Circuit. IEEE Journal of Solid State Circuits. 19 (October): 627-633. Yaney, David S., J.T. Nelson, and Lowell L. Vanskike. 1979. Alpha-Particle Tracks in Silicon and their Effect on Dynamic MOS RAM Reliability. IEEE Transactions on Electron Devices. 26 (January): 10-16.

116