Sunteți pe pagina 1din 3

OBJECTIVE QUESTIONS IN MICROPROCESSOR

1. Acess time is faster for (a)ROM (b)SRAM (c)DRAM (d)EPROM 2.In 8255,under the I/O mode of operation, we have modes (a)3 (b)2 (c)4 (d)1 3.Under which mode of 8255, it will have the following features (i)A 5-bit control port is available (ii)3,I/O lines are available at port C (a)mode 2(b)mode 0 (c)mode 1 (d) mode 3 4.For the most static RAM, the write pulse width should be at least (a)10ns (b) 60ns (c) 300ns (d) 1micro sec 5.BURST refresh in DRAM is also called as (a)Concentrated Refresh (b)Distributed Refresh (c)Hidden Refresh (d)None 6.For the most static RAM, the maximum acess time is about (a)1ns (b)10ns (c)100ns (d)1 micro sec

Ans-(b)

Ans-(b)

Ans-(a)

Ans-(b)

Ans-(a)

Ans-(c)

7.8086 microP is interfaced to 8253 Programmable Interval Timer ,the maximum number by which the clk frequency on one of the timer is divided by, (a)216 (b)28 c)210 d)220 Ans-(a) 8.8086 is interfaced to two 8259s (programmable Interval Timer) .If 8259s are in master slave configuration , the number of interrupts available to the 8086 microprocessor is (a)8 (b) 16 (c)15 (d)64 Ans-(d) 9.Which interrupts has highest Priority (a)INTR (b)TRAP (c)RST 7.5 (d)RST6.5 10.In 8085 name the 16 bit registors. (a)Stack Pointer (b)Program Counter (c)IR (d)a and b 11.What is RST for the TRAP (a)RST5.5 (b)RST4.5 (c)RST4 (d)RST 5

Ans-(b)

Ans-(d)

Ans-(b)

OBJECTIVE QUESTIONS IN MICROPROCESSOR 12.Which of the following is a hardware interrupt (a)RST 5.5 ,RST 6.5 ,RST 7.5 (b)INTR ,TRAP (c)TRAP (d)a and b 13.What are level triggering interrupts (a)RST 6.5 and RST5.5 (b)RST7.5 and RST 6.5 (c)RST 5.5 and RST7.5 (d)INTR and TRAP 14.What is SIM A)Select tinterrupt mask? B)Sorting ,, ,, . C)Set ,, ,,. D)Softer ,, ,, Ans-(C) 15.What is software interrupt? A)RSTO-7 B)RST5.5 -RST 7.5 C)INTR

Ans-(d)

Ans-(a)

D)TRAP

Ans-(A)

16.Which stack in 8085? A)FIFO B)LIFO C)FILO D)LILO

Ans-(B)

17.Way 8085 mp is called a8 bit processor. A)Because 8085 has 8 bit ALU. B) ,, ,, ,, ,, . C) ,, ,, ,, . D) a&b 18.rim is used to check whether----------------? A)The write operation is done or not. B)The interrupt is masked or not. C)The read operation is done or not. D)a&b

Ans-(B)

Ans-(B) 19.In 8085,example for non maskable interrupts are A)TRAP B)RST 6.5 C)INTR D)RST 5.5 20.What does mp speed depends on A0ClockB)Data bus width C)Address bus width D)Size of register Ans-(A)

Ans-(C)

OBJECTIVE QUESTIONS IN MICROPROCESSOR 21.Can ROM be used as stack? A) Yes B)No C)Some times yes D)Some times no 22.Which processor structure is pipelined A)Aii x80 processor B)All x 85 processor C)All x 86 processor D)Pentium

Ans-(B) Ans-(C)

23.Adress line for RST 3 is A)0020H B)0028H C)0018H D)0038H 24.In 8086 the over flow flag is set when A)The sum is more than 16 bit B)Singne d numbers go out of their range after an arithmatic operation. C)Carry&Sign flag are set. D)Zero flag is set. 25.The advantage of memory mapped i/o over i/o mapped i/o is A)Faster B)Many instructions supporting memory mapped i/o C)Require a bigger adress decoder D)All of the above. 26.BHE of 8086 procesor signal is used to interface the A)Even bank memory B)odd bank memor C)I/O D)DMA Ans-(c) 27.In 8086 the following has the higest priority among all the interrupts A)NMI B)DIV O C)TYPE 255 D)OVER FLOW 28.In8085 are of the following statements is not true A)Co processor is interfaced in max mode. B)Co processor is interfaced in mIN mode C)Co processor is interfaced in max/min mode. D)Supports pipelinig. 29.8088 differs 8086 in A)Data width on the output B)Supports of Co processor. Ans-(A) C)Address capability D) Supports of max/min mode. 30.Address line for TRAP IS a)0023H B)0024H C)0033H D)0034H

Ans-(C)

Ans-(B)

Ans-(D)

Ans-(B)

Ans-(A)

Ans-(B)

Ans-(B)

S-ar putea să vă placă și