Bahria University Islamabad Campus Department of Computer Science & Engineering Microprocessors & Applications Instructor: Shaftab Ahmed

8088/8086 Microprocessor Applications Lecture # 1

8088 Pin Diagram

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

8088 Architecture

Bus Interface Unit

Execution Unit Segment Registers Pointer / Index Registers

Instruction Queue
Multiplexed AD0 AD7 Non Multiplexed A8-A15 Multiplexed A16 / S0 -A19/S3

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

Memory Segmentation

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

Flag Register

D -- Direction Auto Increment for 0 I -- Interrupt Mask able Interrupts enabled when set T -- Trap When set the processor moves to single step mode Set when even no of 1s in result
9/14/2012 Micrprocessor Applications Fall 2009 Shaftab Ahmed 5

Address and Control Bus for 8088

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

Minimum Mode 8088

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

Maximum Mode 8088

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

Read an Write Cycles 8088 CPU

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

Intel 8086 Architecture - 16 bit Processor

Multiplexed AD0 AD15 Multiplexed A16 / S0 -A19/S3

Bus Interface Unit Instruction Queue Segment Registers

Execution Unit
Pointer / Index Registers

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

10

Memory Segmentation

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

11

Flag Register

-- Direction Auto Increment for 0 I -- Interrupt Mask able Interrupts enabled when set T -- Trap When set the processor moves to single step mode Set when even no of 1s in result
D 9/14/2012 Micrprocessor Applications Fall 2009 Shaftab Ahmed 12

8086 Pin Configuration

Minimum Mode

Maximum Mode

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

13

Bus Status and using BHE

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

14

Physical Memory Organization

BHE =1

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

15

8086 Timing Diagram

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

16

20 Bit address Bus

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

17

Data Bus Buffering and Control Signals

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

18

Minimum Mode 8086 System

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

19

Read Cycle and Write Cycles 8086

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

20

Maximum Mode 8086

9/14/2012

Micrprocessor Applications Fall 2009 Shaftab Ahmed

21