VLSI For Communications: Presented By

VLSI for Communications
Presented By:SHASITHA KUMAR DHAL Under The Guidance Of Dr. D.JENA MANOJ JENA D.PANDA
CENTER FOR IT AND EDUCATION

Presented By:- Shasitha kumar dhal
INTRODUCTION
Communication is the mankinds most coveted requirement. So, more faster, sophisticated, & state of the art technologies for an effective end-to-end data communications is the need of the hour.

INTRODUCTION
Today Wireless Communication is on a flip. Present Generation Wireless Communications : any place , any time , and any where.

The Need For VLSI

The rapid growth in mobile communications & the need for more services has put considerable demands on VLSI devices. The need is to achieve the speeds, complexities of signal processing, & have high sensitivity with very low-power consumption. Increasing convergence: integrated functionality in single electronics devices and product packages. Increasing global competition and new markets. Increasing pressure on competitive cost containment, and profit margins. CENTER FOR IT AND EDUCATION
Emergence of VLSI in Communications

Tremendous increase in demand of Cellular Services. High Demand for Portable Transceivers.
The Existing Hardware Solutions were Inefficient.

Cellular, Cordless, and PCS transceiver units all required: Low Cost Low Power Small Form Factor Portability Versatility CENTER FOR IT AND EDUCATION
Multi-Standard CMOS Solution
WHY CMOS ?
Current transceiver requires many discrete components Multi-components are highly power & cost inefficient Multi-standard capability prohibitively large CENTER FOR IT AND EDUCATION
The Capacity vs. Capability Gap

The rate of new technology and associated silicon process changes has continued to follow Moores Law. The Capacity versus Capability Gap is widening. Each set of technology and process changes requires designers to manage ever more complexity in the design process.

Wireless Specific Solution Requires: Systems and Architectures. Wireless Communications Algorithms. Digital Signal Processing Techniques. Hardware Reconfigurability. System-on-chip VLSI Design.

Objectives of Systems On-a-Chip (SOC)

The objectives of SOC approaches are to better manage design complexity.
Using better design planning and decision-making greater availability of downstream design constraints earlier in the process. Using electronic systems design best practices Increased levels of design reuse.
More effective hardware-software co-design. Greater integration of functionality on-chip (hardwaresoftware, analog-digital). Better trade-offs between general-purpose vs. domain-specific architectures. CENTER FOR IT AND EDUCATION
Systems-On-a-Chip (SOC)
Overview of a Multimedia Systems-on-a-chip (SOC)

SOC Architecture Imperatives

Reusability/Extensibility Faster creation of primary and derivative products. Reliability Managing device technology constraints as geometry shrinks. Scalability Bigger and bigger design densities and integration levels. Performance Data throughput, system capacity. Resource Utilization Function, area, power, clocking, interconnect. CENTER FOR IT AND EDUCATION
VLSI and Signal Processing

There are two major driven forces behind the ever improving wireless systems, VLSI technology and advanced digital signal processing. Providing new architectures and efficient algorithms to meet heavy computation and high performance requirements.

VLSI and Signal Processing

Objectives : Algorithmic and Architectural Transformation Techniques . Low-Power Design . Design Space Exploration . Impact of Hardware Impairments .
Need of the Hour : To design and develop new architectures, algorithms and techniques for VLSI implementation of signal processing.

Levels of Abstraction in ASIC/FPGA Design

A design transforms from concept to implementation in a series of ordered levels. From the highest level to lower levels of design "abstraction", a design is iteratively refined. The design description is verified and validated at each level.

Design Levels And Process

Application
Requirement
Trade-offs and constraint checks at each node. At dead-end node, "backtrack" and try another path.

Backtracking on the Design Process.
Allow functional & behavioral changes to be made quickly. Improve the turnaround time per cycle. Eliminate unnecessary cycling through design steps. CENTER FOR IT AND EDUCATION
CONCLUSION
IC design for mobile & Wireless communication poses great challenges for CAD.
Few Challenges are : CAD support for integrating analog and digital electronics . Meeting the high-performance, low-power requirements of a mobile communication system. Low-power VLSI system for a smart antenna . VLSI technology will be propelled by wireless and multimedia communications for the next many decades. CENTER FOR IT AND EDUCATION


VLSI For Communications: Presented By

Încărcat de

Informații document

Titlu original

Drepturi de autor

Formate disponibile

Partajați acest document

Partajați sau inserați document

Opțiuni de partajare

Vi se pare util acest document?

Este necorespunzător acest conținut?

Drepturi de autor:

Formate disponibile

VLSI For Communications: Presented By

Încărcat de

Drepturi de autor:

Formate disponibile

VLSI for Communications

CENTER FOR IT AND EDUCATION

CENTER FOR IT AND EDUCATION

CENTER FOR IT AND EDUCATION

The Need For VLSI

Emergence of VLSI in Communications

The Existing Hardware Solutions were Inefficient.

Multi-Standard CMOS Solution

The Capacity vs. Capability Gap

CENTER FOR IT AND EDUCATION

CENTER FOR IT AND EDUCATION

Objectives of Systems On-a-Chip (SOC)

CENTER FOR IT AND EDUCATION

SOC Architecture Imperatives

VLSI and Signal Processing

CENTER FOR IT AND EDUCATION

VLSI and Signal Processing

CENTER FOR IT AND EDUCATION

Levels of Abstraction in ASIC/FPGA Design

CENTER FOR IT AND EDUCATION

Design Levels And Process

CENTER FOR IT AND EDUCATION

Backtracking on the Design Process.

CENTER FOR IT AND EDUCATION

S-ar putea să vă placă și