Documente Academic
Documente Profesional
Documente Cultură
Introduction
Why concerned about Neutron Single Event Upsets (NSEUs)? Mitigation techniques for microprocessor technology Error correction codes
Block code to address Singe Event Upsets (SEUs) and Multiple Bit Upsets (MBUs)
Summary
Page 2
Avionics Platforms
Avionics electronics and communication Upgrades to existing systems High altitude and latitude
55,000 feet Polar route
Page 3
Only Avionics?
The trend of current design practice suggests that device density will continue to halve every two years and that memory size will continue to quadruple every two years as well. These factors, along with the ever-decreasing power levels, will cause further reduced energy thresholds in microelectronics semiconductor circuits in the years to come. This suggests that SEU effects are likely to increase 10-fold every five years. For these reasons, it is conceivable that all computer devices - not just those at altitude - will need to be protected from SEU effects within the next 10 - 15 years
John H. Sohn Rockwell Collins, Air Transport Systems
Page 4
Mitigation Goals
Identifying design mitigation techniques for commercial fabrication of NSEU tolerant microprocessors
Goal :
Address SEU and MBU in microprocessor elements through design techniques instead of special fabrication technique Initial focus - Device level approaches for soft error upsets Future focus - System level approaches for hard errors, latchup, burnout, and ruptures Total dose issues will continue to require special fabrication techniques
Page 5
Page 6
Error Detection and Correction (EDAC) Hamming Created Correction Concept in 1950s Provides correction of errors instead of detection
Page 7
Single Error Correction / Double Error Detect codes ineffective for these MBUs
Created block code to efficiently address these physically adjacent errors
Page 8
Adjacent errors always produce a syndrome that is the exclusive-or (xor) of the block code columns in error.
Simple set of guidelines to develop block code matrices that can correct double and triple adjacent errors:
Identify a unique set of syndromes to identify the column bits in error, the double adjacent columns in error, and the triple adjacent columns in error Compute the double and triple error syndrome values by exclusive-oring values of the corresponding single bit columns syndrome values Ensure that no duplicate syndromes exist for the single, double adjacent and triple adjacent errors
Page 9
Page 10
Acronyms:
SEC Single Error Correction DEC Double Error Correction DAEC Double Adjacent Error Correction TAEC Triple Adjacent Error Correction
Adjacent error correction nearly as efficient as SEC for 32 bit and 64 bit data
Page 11
Summary
Combining multiple mitigation techniques could enable an NSEU-tolerant, commercially-fabricated microprocessor Presented efficient error correction block code to address SEUs and MBUs in semiconductor memory
Page 12