Documente Academic
Documente Profesional
Documente Cultură
Chapter 6
Combinational Logic Design
Practices
XOR, Parity
Circuits,
Comparators
XOR
XNOR :
X Y X 'Y X Y '
Truth Table :
X
0
0
1
1
Y
0
1
0
1
XOR XNOR
0
1
1
0
1
0
0
1
XOR
X
F
XOR
2
EVEN
I2
ODD
I3
Daisy-Chain Structure
Input : 1101
I0
EVEN
I1
ODD
I2
I3
Tree structure
Comparators
Compares Two binary words and indicate if
they are equal
A
Comparator
A=B?
Magnitude Comparators :
A
B
Comparator
A=B
A>B
A<B
Equality Comparators
1-bit comparator
4-bit
comparator
EQ_L9
Iterative Comparator
10
Multi-bit Iterative
Comparator
11
12
4 bit comparator
3 outputs : A=B, A<B, A>B
3 Cascading inputs
Functional Output equations :
(A>B OUT)= (A>B)+(A=B).(A>B IN)
(A<B OUT)= (A<B)+(A=B).(A<B IN)
(A=B OUT)= (A=B).(A=B IN)
Cascading inputs initial values :
(A=B IN) =1
(A>B IN) =0
(A<B IN) =0
74x85
A<BIN A<BOUT
A=BIN A=B OUT
A>BIN A>BOUT
A0
B0
A1
B1
A2
B2
A3
B3
13
8 bit Comparator
+5V
74x85
74x85
A<BIN A<BOUT
A<BIN A<BOUT
A<B
A=B
A>BIN A>BOUT
A>BIN A>BOUT
A>B
A0
A0
A4
A0
B0
B0
B4
B0
A1
A1
A5
A1
B1
B1
B5
B1
A2
A2
A6
A2
B2
B2
B6
B2
A3
A3
A7
A3
B3
B3
B7
B3
14
8-bit Magnitude
Comparator
15
Other
conditions
16
Next
Adders, subtractors, ALUs
17