Documente Academic
Documente Profesional
Documente Cultură
1
Ground planes
Ground planes were assumed in previous discussions
discussion on vias
layer stack up (MCMs)
microstrip and stripline transmission line
2
Ground planes
Ground planes as current return path
DC current flows along path of least resistance
3
Ground planes
For microstrip transmission lines
at frequencies where L >> R
the distribution of return current follows
ID
Io 1
, A/m
H 1 D H 2
For striplines
the current follows a similar
distribution based on how
the current is split between the
two return paths
4
Ground planes
Return-path current and crosstalk
Adjacent transmission lines can experience crosstalk as the current
(and resulting magnetic field) induces a signal in the passive
(inactive) trace
The induced crosstalk falls off with the square of the increasing
distance
K
crosstalk
1 D H
2
Where
K = f (Tr, trace length) < 1
K can be determined experimentally
6
Ground planes
Return-path current and crosstalk
Interruptions in the ground plane that prevent electrical continuity
disrupt current flow effectively lengthening the return path
This increase in circuit loop area increases the path inductance by L
L 5 D ln D W , nH
D is the slot length (the perpendicular extent of the current diversion away from
the signal trace) in inches
W is the trace width, in inches
7
Ground planes
Effects of ground-plane interruptions
Increases signal rise time
Similar to L-R circuit
Tr total Tr2L R Tr2
L
Tr L R 2.2
2 Zo
assumes resistance on either side of inductance is Zo
Note: the phenomenon of breaks in the ground plane increasing path inductance is
used in non-destructive tests to locate metal fatigue wherein micro-cracks disrupt
surface current flow resulting in magnetic fields uncharacteristic of solid conductors
8
Ground planes
Effects of ground-plane interruptions
Example slotted ground plane
10G GaAs technology, Tr = 150 ps
Zo = 50
Trace width, 10 mils (0.010)
D = 0.25
LnH 5 D ln D W L 4 nH
L
Tr due to slot, Tr L R 2.2 88 ps
2 Zo
total Tr, Tr total Tr2L R Tr2 88 ps2 150 ps2 174 ps
9
Ground planes
Examples of discontinuous ground plane
Ground plane grid scheme
Saves board area at expense of mutual inductance
Power dist on top layer / GND on bottom
Fine for low-speed CMOS and TTL
10
Ground planes
Examples of discontinuous ground plane
Ground fingers layout
Returning signal currents must go all the way around the board edge
resulting in massive amounts of self-inductance and mutual inductance
Power and ground wiring on single layer
Found in prototyping circuit boards
Works well with low-speed logic
11
Ground planes
Grounded guard traces
Guard traces between signal traces may reduce crosstalk
Coupling between adjacent microstrip line can be halved, if sufficient
space is available, by inserting between them a third trace (grounded at
both ends), called a guard trace,.
Coupling can be halved again if this guard trace is connected to the ground
plane at frequent intervals.
continuous coupling or
discrete coupling regions
13
Ground planes
Near-end and far-end crosstalk
First the inductive crosstalk
Consider a positive-going step
Transient induces current in ckt C-D
Forward-going negative blips prop at
same velocity as driving signal so they
add constructively (similar to how shock waves add to form sonic boom)
Reverse-going positive blips have
distributed start times and travel times
blips blend into one long, low blob
14
Ground planes
Near-end and far-end crosstalk
Now the capacitive crosstalk
Again a positive-going step
Transient couples current in ckt C-D
Forward-going positive blips prop at
same velocity as driving signal
add constructively Note the positive polarity of
the capacitively-coupled blips
Again, reverse-going positive blips have
distributed start times and travel times
blips blend into one long, low blob
15
Ground planes
Near-end and far-end crosstalk
Normally the inductive and capacitive crosstalk voltages are of
comparable magnitude
The forward crosstalk components should therefore cancel at the far end
The reverse crosstalk components reinforce at the near end
16
Ground planes
Near-end and far-end crosstalk
Example coupled 50- microstrip lines
w = 15 mils, h = 10 mils, D = 45 mils, = 1.5
1
Crosstalk 0.047
1 D H
2
Capacitive crosstalk
effectively cancels blip at D
doubles crosstalk at C 39 mV
if source impedance, Rs = 8
s = -0.72, at 3Tp (810 ps), -28 mV (1.9% of V)
17
Power planes
Power planes
Good idea to dedicate a power plane for each supply voltage that is
used widely
example: ECL designs VEE = -4.7 V and VTT = -2 V
18
Board stack-up of layers
Designing a stack-up of layers
N: number of conducting layers
19
Board stack-up of layers
Multilayer circuit board
Normally vias penetrate entire stack
20
Board stack-up of layers
Multilayer circuit board
Routing issues
Components are mounted on outer layers (exceptions are buried components)
Surface-mounted components dont require vias for each device pin
Permits higher density component placement and signal routing
22
Board stack-up of layers
Example multilayer circuit board stack-ups
23
Board stack-up of layers
Example multilayer circuit board stack-ups
To minimize warping, it is desirable for the stack-up to be symmetrical
(this example is symmetric)
Thinner copper layers enable more
precise stripline trace widths
Thicker power planes provide
lower resistance
24
Signal routing layers
Routing layers
Signal routing on layers are usually divided into x (east-west) and
y (north-south) trace directions
Maximizes utilization of limited routing space
Lower speed signals can share adjacent layers (since crosstalk is not
an issue)
For high-speed signal routing, layout rules must be specified
Trace width, W
Minimum trace separation, S, (assumes r, and b or h are known)
Metal thickness, t, from copper weight (1/2 oz. or 1 oz.)
Ground and power planes may use 1 oz. or 2 oz. copper for lower
resistance
25
Signal routing layers
Routing layers
How many routing layers are needed?
XY
Observed relationship: Rents rule p avg 2.7 M
for a board width, X N
board height, Y
average trace pitch, pavg
number of signals (connections), N
number of routing layers, M
pitch = D = S + W