Documente Academic
Documente Profesional
Documente Cultură
10/14/2017 2
The Concept of State
In analog circuit, we define branch and mesh currents and branch or
node voltages.
The values of these variables assume over time characterize the
behavior of that circuit.
We define State of a System at any time as a set of values for such
variables; each set of values represents a unique state.
A collection states:
initial
2 coins
final
Light
red
10/14/2017 3
The State Diagram
State diagram or Graph: is one means used to capture, describe, and
specify the behavior of a system.
In a state diagram, each state is represented by a circle, node, or vertex.
We label each node to indentify the state. The label should be simple
and descriptive.
A memory device has two states- its output is a logical 1 or logical 0,
thus to express its behavior we need two nodes as shown in Figure
below.
State of digital memory device
10/14/2017 4
Transition between States in a Digital memory Device
[Inputs]/[Outputs]
State diagram is referred to as a
directed graph.
State b The head or the point of the arrow
indentifies the final state.
The tail or back of the arrow identifies
the initial state.
Special arcs, such as the one labeled
initial, reflect an external, overriding
asynchronous event, such as reset, which
State a [Inputs]/[Outputs] places the system into a designated state,
here state a.
10/14/2017 5
An Example State Diagram
Textual Description of the Behavior expressed in the State Diagram
Boring event
10/14/2017 6
Finite-state Machines-A Theoretical Model
10/14/2017 7
A hardware implementation of FSM can be affected utilizing
LSI or VLSI
Arrayed logic
PLDs or CPLD
ROMs
Discrete logic
Output
Finite-State
Machine
An Autonomous Clock
10/14/2017 8
A high-level block diagram for a FSM
The output shown in the diagram may be the values of the state
variables, combinations of the state variables, or combinations
of the state variables and the inputs.
10/14/2017 9
Refining the level of detail the block diagram for the
state machine
The signals out of the FSM decompose into two sets: state variables and
outputs.
State
Variables
Finite- state
machine outputs
Inputs
10/14/2017 11