Sunteți pe pagina 1din 11

10/14/2017 1

The Concept of Time


In Combinational circuit the output is immediate and a direct
function of the current input set.
The current output of a Sequential system depends both on the
path the system took to reach the current state and potentially,
the present values of the input set.
So Time is an Integral part of the behavior of such system.

10/14/2017 2
The Concept of State
In analog circuit, we define branch and mesh currents and branch or
node voltages.
The values of these variables assume over time characterize the
behavior of that circuit.
We define State of a System at any time as a set of values for such
variables; each set of values represents a unique state.
A collection states:
initial

2 coins

final

Light
red

10/14/2017 3
The State Diagram
State diagram or Graph: is one means used to capture, describe, and
specify the behavior of a system.
In a state diagram, each state is represented by a circle, node, or vertex.
We label each node to indentify the state. The label should be simple
and descriptive.
A memory device has two states- its output is a logical 1 or logical 0,
thus to express its behavior we need two nodes as shown in Figure
below.
State of digital memory device

10/14/2017 4
Transition between States in a Digital memory Device

[Inputs]/[Outputs]
State diagram is referred to as a
directed graph.
State b The head or the point of the arrow
indentifies the final state.
The tail or back of the arrow identifies
the initial state.
Special arcs, such as the one labeled
initial, reflect an external, overriding
asynchronous event, such as reset, which
State a [Inputs]/[Outputs] places the system into a designated state,
here state a.

10/14/2017 5
An Example State Diagram
Textual Description of the Behavior expressed in the State Diagram

Boring event

asleep enter room


Enter
If in state awake
room
Input boring event
Change to state asleep
Else if state asleep
Input fall off chair
Change to state awake
awake Fall off
chair

The diagram graphically express the same behavior that is


described textually.

10/14/2017 6
Finite-state Machines-A Theoretical Model

We can express the behavior of an arbitrarily complex digital system


using a state diagram.
The diagram captures the states, the system inputs and outputs , and
the transitions among those states in response to the system.
Extensions to the basic diagram, such as UML- Unified Modeling
Language.
A Sequential circuit , or more formally, a Finite-State machine, is the
means by which we ultimately transform the behavior expressed in the
state diagram into hardware and software implementation.

10/14/2017 7
A hardware implementation of FSM can be affected utilizing
LSI or VLSI
Arrayed logic
PLDs or CPLD
ROMs
Discrete logic

The software implementation will typically appear as the firmware


that executes on any of the various pieces of hardware.
Example :

Output
Finite-State
Machine

An Autonomous Clock
10/14/2017 8
A high-level block diagram for a FSM

Inputs Finite-State outputs


machine

The output shown in the diagram may be the values of the state
variables, combinations of the state variables, or combinations
of the state variables and the inputs.

10/14/2017 9
Refining the level of detail the block diagram for the
state machine
The signals out of the FSM decompose into two sets: state variables and
outputs.

State
Variables
Finite- state
machine outputs
Inputs

State variables are fed back as inputs to the system.


It has a ability to recognize the state that it is in and then to react based
on the values of the state variables and to the inputs to the system.
The decision as to which state to go to next is determined from the
current input and the state that the machine is currently in.
10/14/2017 10
FSM with storage elements

The model has n input, m


outputs, and p state variables.
A memory device is
associated with each state
variable, and the each state
variable is associated with a
memory device.
We specify the set of variables
Xi to represent the n inputs to
the system
Zj to represent the m outputs
from the system.
Yk to represent the p internal
state variables.

10/14/2017 11

S-ar putea să vă placă și