MICROPROCESSOR SYSTEMS-1

INTERRUPTS
 INTERRUPTS

Definition: “It is a mechanism by

which an I/O device ( Hardware
interrupt) or an instruction
(software interrupt) can suspend
the normal execution of the
processor and get it self serviced.”
 INTERRUPTS
• Types of interrpt
1. Hardware
2. Software
• Hardware Interrupts can be classified in two
types:
1. Maskable (can be delayed)
2. Non-maskable (can not be delayed)
• Hardware Interrupts can also be classified in two
types:
1. Vectored (the address of the service routine is hard-
wired)
2. Non vectored (the address of the service routine
needs to be supplied externally)
 Hardware interrupt
Interrupt : “It is an external asynchronous input
that inform the ‘µp’ to complete the instruction
that it is currently executing and fetch a new
routine in order to offer a service to that I/O
devices. Once the I/O device is serviced, the
‘up’ will continue with execution of its normal
program.”
8085 NON VECTORED INTERRUPT
EXECUTION PROCESS
8085 INTERRUPT EXECUTION PROCESS
 HARDWARE INTERRUPTS
• TRAP: - It is non-maskable edge and level triggered interrupt.
• TRAP has the highest priority and vectors interrupt. Edge and
level triggered means that the TRAP must go high and remain
high until it is acknowledged. It cannot be acknowledged again
until it makes a transition from high to low to high.
• In case of sudden power failure, it executes a ISR and send the
data from main memory to backup memory.
• As we know that TRAP can not be masked but it can be
delayed using HOLD signal.
• This interrupt transfers the microprocessor's control to location
0024H.
• How a TRAP interrupt may be masked???
• TRAP interrupts can only be masked by resetting the
microprocessor. There is no other way to mask it.
 HARDWARE INTERRUPTS
• RST7.5: It has the second highest priority. It is
maskable and edge level triggered interrupt.
The vector address of this interrupt is 003CH.
Edge sensitive means input goes high and no
need to maintain high state until it is
recognized.
How It may be masked??
It can also be reset or masked by resetting
microprocessor. It can also be resetted by DI
instruction.
 HARDWARE INTERRUPTS
• RST6.5 and RST5.5:-These are level triggered
and maskable interrupts. When RST6.5 pin is
at logic 1, INTE flip-flop is set. RST 6.5 has
third highest priority and RST 5.5 has fourth
highest priority.
• It can be masked by giving DI and SIM
instructions or by reseting microprocessor.
 HARDWARE INTERRUPTS
• INTR:-It is level triggered and maskable
interrupt. It has the lowest priority. It can be
disabled by reseting the microprocessor or by
DI and SIM instruction.
 SOFTWARE INTERRUPT
• 8085 has ‘8’ software interrupt. These instruction ( RST0-
RST7) allow the ‘up’ to transfer the program control from
main program to the subroutine program (i.e. ISR) ISR:
interrupt service routine.
1)RST0
2)RST1
3)RST2
4)RST3
5)RST4
6)RST5
7)RST6
8)RST7
SOFTWARE INTERRUPT
 Hardware Generation of RST Opcode
• The following is an example of generating RST
5:RST 5’s opcode is EF=11101111
NEXT:
MEMORY
INTERFACING