DEPARTMENT OF TECHNICAL EDUCATION

ANDHRA PRADESH
Name : K.Suguna
Designation : Lecturer
Branch : Computer Engineering
Institute : GPT, Anantapur
Year/Semester : III – Semester
Subject : Computer Architecture
Subject Code : CM-303
Topic : I/O Organization
Duration : 50 mints
Sub Topic : Interrupt initiated I/O
Teaching Aids : ppt, Animations

CM303.57 1
 Recap

In the last class you have learnt

• Interrupt I/O mode of data transfer

CM303.57 2
 Objective
On completion of this period, you would be able to
understand

Direct memory access (DMA) method of data

transfer

CM303.57 3
 DMA (Direct Memory Access)

DMA refers to that data transfer, when large

blocks of data to be transferred at high speeds
between I/O devices and main memory, without
involving CPU.

CM303.57 4
 Direct Memory Access (DMA)
Contd..

• CPU limits the data transfer speed for fast I/O

devices

• DMA removes CPU and allow peripherals to

handle memory bus

• During the transfer CPU does not have the

control over the bus

CM303.57 5
 Direct Memory Access (DMA) Contd..

• CPU idling the bus can be done through the

control signals “Bus Request” & “Bus Grant”
- DMA controller enables BR,
- then CPU finishes current operation and
puts its address and data buses in high
impedance
- CPU sets BG line
- DMA transfers data and resets BR for the
CPU to use the memory bus
CM303.57 6
 Direct Memory Access (DMA)

• DMA data transfer can either happen as

-Burst transfer
-Cycle stealing

CM303.57 7
 Bus request (BR)

When this input is active ,the CPU

terminates the current execution and places
the address, data & read, write lines into a
high-impedance state

CM303.57 8
 Bus grant (BG)

Is an output signal from CPU to tell the

DMA that the buses are in high-impedance state

CM303.57 9
 Burst transfer

In DMA burst transfer, a block sequence

consisting of a number of memory words is
transferred in a continuous burst

CM303.57 10
 Cycle stealing

It allows the DMA controller to transfer

one data word at a time

CM303.57 11
 Quiz

1. DMA means
a. discrete method access
b. Direct memory access
c. Direct memory available

CM303.57 12
2. Bus Request (BR) signal is a
a. input signal to CPU
b. Output signal to CPU
c. Input signal to DMA

CM303.57 13
3. To transfer data DMA uses
a. burst transfer
b. cycle stealing
c. All the above

CM303.57 14
4. Bus grant (BG) signal is a
a. Input signal to DMA
b. Output signal of DMA
c. Input signal to CPU

CM303.57 15
 Summary
At the end of this class the student will be able
to understand

Basics of DMA

CM303.57 16
 Frequently Asked Questions
1. What is the importance of DMA
2. Explain the terms
a. Bus request
b. Bus grant
3. List the methods used by DMA for data transfer

CM303.57 17