Încărcări by mossaied2

meijs_prorisc_90

Measurin asd asg the Gap Between FPGAs and ASICs

Low-power High-level Synthesis for FPGA Architecture

Low-power FPGA Using Pre-Defined Dual-Vdd_dual-Vt Fabrics

Low-Energy Embedded FPGA Structure

Low Power, Testable Dual Edge Triggered Flip-Flops

Intel SCC Paper

Intel Integration Guide

iCE FPGA

HSPICE Tutorial

HARP Hard-wired Routing Pattern FPGAs

glsvlsi09b

GlitchLess Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering

GlitchLess - An Active Glitch Minimization Technique for FPGAs

General Switch Box Modeling and Optimization

General Models and a Reduction Design

FPGA Power Reduction Using Configurable Dual-Vdd

FPGA Interconnect Planning

FPGA Implementation of a Low Power, Processor Independent

FPGA Clock Network Architecture Flexibility vs. Area and Power

Exploring Alternative 3d Fpga Architectures

Energy Efficient FPGA Interconnect Design

EDA Environment for Evaluating a New Switch-Block-Free Reconfigurable Architecture (MPLD)

Dynamic Voltage Scaling for Commercial FPGAs

Digitally Programmable Delay Element

Designing a 3-D FPGA- Switch Box Architecture and Thermal Issues

Delay Optimal Low-power Circuit Clustering for FPGAs With Dual Supply Voltages

d Comparison and Analysis of Delay Elements

Clock-Aware Placement for FPGAs

Chapter4 b

Call for Papers

CAD_Flow0

Assessing Carbon Nanotube Bundle Interconnect for Future FPGA Architectures

Assessing Carbon Nanotube Bundle Interconnect for Future FPGA Architectures (2)

Area Efficient Switch Box Topologies for 3D FPGAs

Architecture Evaluation for Power-efficient FPGAs

Architecture and Performance Evaluation of 3D CMOS-NEM FPGA

Architectural Exploration of 3D FPGAs Towards a Better Balance Between Area and Delay

AppNote Simulation w Sentaurus Feb2011

An Overview of LP Techniques for FPGAs

Algorithms for an FPGA Switch Module Routing Problem With Application to Global Routing

A Tileable Switch Module Architecture for Homogeneous 3D FPGAs

A PLD Architecture for High Performance Computing

A Novel Low-power FPGA Routing Switch

A Detailed Router for Field-programmable Gate Arrays

A 90-Nm Low-Power FPGA for Battery-Powered Applications

20130327 IEICE D Hanada en Draft

20120405 Presentation Krishna

2013 Ieee Csics First Call Rev2